<?xml version="1.0"?>
<block name="styr.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:dd3498e8c75c413db8aea0853c63d4aaeacaaa486e0329c336620d5851c35246" atom_netlist_id="SHA256:780ae40bf1b7c6cc87671e8ca187149e96a880f556b23c7dbdc86936ea8dfba1">
	<inputs>styr_in_6_ styr_in_5_ styr_in_8_ styr_in_7_ styr_in_2_ styr_in_1_ styr_in_4_ styr_in_3_ styr_in_0_ clock</inputs>
	<outputs>out:styr_out_0_ out:styr_out_1_ out:styr_out_2_ out:styr_out_3_ out:styr_out_4_ out:styr_out_5_ out:styr_out_6_ out:styr_out_7_ out:styr_out_8_ out:styr_out_9_</outputs>
	<clocks>clock</clocks>
	<block name="n_n53" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">[284] [998] [1004] [299] n_n263 [54] [286] [285] [289] n_n264</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="[32]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open ble[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[32]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[32]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[32]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[32]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[287]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[287]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[287]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[287]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[287]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1008]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1008]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1008]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1008]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1008]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n_n53" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n_n53" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n_n53" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n_n53" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n53</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n_n260" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">n_n260</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct4</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n55" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">[233] n_n261 [1042] [89] [248] [232] [1050] [124] [1043] n_n264</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="[1044]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1044]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1044]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1044]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1044]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1046]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar ble[0].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1046]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1046]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1046]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1046]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[236]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[236]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[236]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[236]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[236]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n_n55" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n_n55" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n_n55" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n_n55" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n55</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n_n262" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">n_n262</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct4</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n57" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">[1082] [197] [1078] [214] [1075] [147] n_n261 [198] [212] [1074]</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="[149]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[149]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[149]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[149]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[149]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1083]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1083]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1083]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1083]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1083]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1085]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar ble[1].out[0]-&gt;crossbar open ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1085]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1085]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1085]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1085]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n_n57" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n_n57" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n_n57" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n_n57" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n57</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n_n264" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">n_n264</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct4</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n56" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">open n_n264 [92] n_n261 [116] [219] [1061] [41] [24] open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="[98]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[98]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[98]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[98]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[98]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[197]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[197]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[197]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[197]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[197]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[39]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[1]-&gt;crossbar ble[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[39]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[39]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[39]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[39]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n_n56" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n_n56" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n_n56" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n_n56" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n56</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n_n263" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">n_n263</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct4</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[984]" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">styr_in_3_ n_n263 [24] n_n260 styr_in_4_ n_n262 [98] open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[985]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[985]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[985]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[985]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[985]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[983]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[983]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[983]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[983]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[983]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1078]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar ble[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1078]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1078]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1078]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1078]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[984]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[984]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[984]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[984]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[984]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[299]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">[24] open styr_in_3_ [1108] n_n261 n_n260 n_n262 styr_in_4_ n_n263 open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[70]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[70]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[70]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[70]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[70]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[35]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[35]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[35]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[35]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[35]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[42]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[42]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[42]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[42]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[42]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[299]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[299]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[299]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[299]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[299]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[33]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">n_n262 [130] [259] [257] [1026] n_n260 n_n264 [258] [256] open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">clock</port>
		</clocks>
		<block name="[1028]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1028]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1028]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1028]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1028]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1030]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1030]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1030]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1030]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1030]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n_n54" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n_n54" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n_n54" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n_n54" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n54</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="n_n261" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">n_n261</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct4</port>
				</clocks>
			</block>
		</block>
		<block name="[33]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[33]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[33]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[33]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[33]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[248]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">open n_n260 [99] [1001] styr_in_6_ styr_in_8_ styr_in_4_ styr_in_5_ [288] open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1004]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1004]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1004]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1004]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1004]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[56]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[56]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[56]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[56]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[56]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[25]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[25]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[25]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[248]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[248]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[248]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[248]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[248]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[256]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">n_n263 styr_in_4_ n_n260 styr_in_3_ styr_in_5_ n_n261 [1009] styr_in_6_ styr_in_8_ n_n262</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[63]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[63]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[63]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[63]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[63]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[212]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[212]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[212]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[212]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[212]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[38]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[38]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[38]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[38]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[38]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[256]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[256]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[256]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[256]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[256]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[998]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">[24] n_n260 styr_in_4_ [108] [92] styr_in_2_ n_n262 open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[310]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar ble[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[310]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[310]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[310]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[310]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[102]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[102]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[102]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[102]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[102]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[300]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[300]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[300]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[300]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[300]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[998]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[998]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[998]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[998]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[998]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[214]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open open n_n262 n_n264 styr_in_4_ n_n263 [982] styr_in_5_ styr_in_8_ n_n260</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[290]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[290]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[290]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[290]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[290]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1001]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar ble[0].out[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1001]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1001]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1001]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1001]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[24]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[24]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[24]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[214]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[214]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[214]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[214]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[214]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[94]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">styr_in_4_ n_n263 [92] [1100] styr_in_5_ styr_in_2_ n_n262 n_n264 [24] [1101]</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[169]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[169]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[169]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[169]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[169]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[127]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar ble[3].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[127]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[127]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[127]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[127]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[257]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[257]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[257]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[257]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[257]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[94]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[94]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[94]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[94]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[94]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[261]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">n_n261 n_n264 [98] [24] n_n260 n_n263 n_n262 [92] open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1023]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1023]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1023]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1023]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1023]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1022]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1022]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1022]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1022]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1022]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1026]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1026]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1026]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1026]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1026]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[261]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[261]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[261]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[261]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[261]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[89]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">styr_in_8_ n_n260 n_n264 n_n262 [25] styr_in_5_ styr_in_4_ styr_in_3_ [1023] open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[271]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[271]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[271]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[271]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[271]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1025]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1025]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1025]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1025]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1025]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[269]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[269]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[269]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[269]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[269]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[89]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[89]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[89]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[89]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[89]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[273]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">n_n262 open styr_in_5_ n_n264 n_n260 n_n263 styr_in_6_ styr_in_4_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[133]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[133]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[133]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[133]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[133]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[275]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[275]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[275]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[275]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[275]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1021]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1021]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1021]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1021]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1021]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[273]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[273]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[273]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[273]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[273]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[274]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">[95] styr_in_1_ n_n260 styr_in_5_ styr_in_3_ n_n262 [279] styr_in_4_ n_n263 open</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[283]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[283]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[283]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[283]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[283]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[282]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[282]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[282]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[282]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[282]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[280]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[280]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[280]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[280]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[280]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[274]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[274]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[274]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[274]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[274]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[130]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">[274] [1025] [24] open styr_in_3_ styr_in_8_ [1021] n_n264 [125] n_n263</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1041]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar open clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1041]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1041]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1041]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1041]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1043]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1043]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1043]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1043]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1043]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1040]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1040]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1040]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1040]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1040]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[130]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[130]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[130]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[130]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[130]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[259]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">[89] [24] styr_in_0_ styr_in_3_ n_n261 n_n264 [43] [984] n_n260 n_n262</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1000]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1000]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1000]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1000]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1000]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1014]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1014]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1014]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1014]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1014]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1015]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1015]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1015]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1015]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1015]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[259]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[259]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[259]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[259]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[259]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[258]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">[24] open [92] [101] [38] n_n263 n_n264 [63] styr_in_4_ n_n262</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[103]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[103]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[103]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[103]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[103]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[219]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[219]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[219]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[219]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[219]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[30]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[30]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[30]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[258]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[258]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[258]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[258]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[258]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[288]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">styr_in_3_ open [161] styr_in_2_ n_n261 styr_in_6_ [24] n_n262 n_n263 n_n264</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[162]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[162]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[162]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[162]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[162]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_5_" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar ble[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_5_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_5_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_5_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_5_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[99]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[99]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[99]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[99]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[99]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[288]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[288]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[288]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[288]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[288]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[213]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">open open n_n264 styr_in_6_ n_n260 n_n262 n_n263 open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[175]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[175]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[175]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[175]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[175]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1073]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1073]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1073]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1073]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1073]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1075]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar open open ble[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1075]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1075]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1075]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1075]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[213]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[213]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[213]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[213]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[213]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1074]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">open styr_in_0_ styr_in_8_ styr_in_4_ [25] n_n264 styr_in_5_ n_n260 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[43]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[43]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[43]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[43]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[43]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1072]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1072]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1072]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1072]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1072]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[992]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[992]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[992]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[992]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[992]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1074]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar ble[0].out[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1074]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1074]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1074]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1074]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[125]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">styr_in_4_ n_n263 [1135] [152] styr_in_5_ n_n261 [151] n_n264 open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[36]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[36]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[36]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[36]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[36]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_9_" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_9_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_9_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_9_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_9_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[108]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[108]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[108]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[108]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[108]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[125]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[125]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[125]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[125]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[125]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[198]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">[33] open open n_n262 n_n263 [89] [1000] n_n264 styr_in_8_ n_n261</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[223]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[223]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[223]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[223]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[223]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[218]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[218]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[218]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[218]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[218]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[289]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[289]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[289]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[289]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[289]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[198]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[198]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[198]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[198]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[198]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1042]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">n_n263 n_n260 n_n261 open n_n262 styr_in_3_ [32] styr_in_5_ styr_in_8_ [1052]</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[97]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[97]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[97]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[97]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[97]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1116]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1116]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1116]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1116]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1116]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[41]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[41]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[41]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[41]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[41]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1042]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1042]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1042]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1042]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1042]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[71]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">[38] [1120] [24] [1119] styr_in_5_ n_n261 styr_in_6_ styr_in_4_ styr_in_3_ [72]</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1013]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1013]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1013]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1013]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1013]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_7_" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_7_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_7_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_7_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_7_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[91]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[91]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[91]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[91]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[91]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[71]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[71]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[71]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[71]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[71]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[157]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">n_n261 n_n263 [32] styr_in_4_ [982] styr_in_7_ n_n262 [33] [1107] [24]</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[73]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[73]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[73]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[73]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[73]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1119]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar open ble[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1119]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1119]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1119]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1119]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1117]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1117]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1117]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1117]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1117]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[157]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[157]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[157]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[157]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[157]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[52]" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">open [24] [51] styr_in_2_ styr_in_6_ styr_in_4_ styr_in_3_ n_n262 [92] open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1053]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1053]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1053]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1053]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1053]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[50]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[50]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[50]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[50]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[50]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[151]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[151]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[151]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[151]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[151]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[52]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[52]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[52]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[52]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[52]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[72]" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">[1109] styr_in_4_ n_n262 n_n263 n_n264 styr_in_8_ [1110] [84] [1114] styr_in_3_</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1112]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1112]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1112]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1112]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1112]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1111]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1111]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1111]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1111]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1111]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[82]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar ble[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[82]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[82]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[82]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[82]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[72]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[72]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[72]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[72]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[72]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[44]" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">n_n263 styr_in_6_ n_n261 n_n264 n_n262 styr_in_4_ [24] [982] [56] [89]</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1130]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1130]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1130]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1130]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1130]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[110]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[110]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[110]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[110]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[110]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1135]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1135]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1135]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1135]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1135]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[44]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[44]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[44]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[44]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[44]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[84]" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">styr_in_3_ n_n264 [41] [47] [120] styr_in_4_ n_n262 [33] styr_in_8_ open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1050]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar ble[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1050]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1050]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1050]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1050]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1047]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1047]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1047]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1047]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1047]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1035]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1035]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1035]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1035]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1035]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[84]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[84]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[84]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[84]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[84]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[161]" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">n_n261 [1098] styr_in_8_ n_n262 n_n264 n_n260 [127] styr_in_5_ styr_in_4_ n_n263</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1099]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1099]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1099]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1099]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1099]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[166]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[166]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[166]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[166]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[166]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1103]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1103]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1103]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1103]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1103]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[161]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[161]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[161]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[161]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[161]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[152]" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">open n_n262 styr_in_4_ styr_in_6_ [38] styr_in_8_ n_n260 styr_in_5_ styr_in_3_ open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[23]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[23]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[23]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1133]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1133]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1133]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1133]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1133]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1132]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1132]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1132]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1132]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1132]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[152]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar ble[0].out[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[152]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[152]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[152]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[152]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1052]" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">styr_in_4_ n_n264 [218] [253] [983] styr_in_6_ styr_in_3_ [41] [98] [254]</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1098]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1098]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1098]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1098]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1098]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[47]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[47]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[47]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[47]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[47]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1061]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar ble[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1061]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1061]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1061]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1061]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1052]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1052]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1052]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1052]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1052]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1101]" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">open n_n264 [24] styr_in_6_ styr_in_8_ n_n262 n_n263 styr_in_4_ styr_in_3_ open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[982]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar open clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[982]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[982]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[982]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[982]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[233]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[233]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[233]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[233]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[233]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1034]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1034]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1034]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1034]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1034]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1101]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1101]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1101]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1101]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1101]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1107]" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">styr_in_8_ n_n264 [92] n_n262 styr_in_5_ styr_in_4_ [41] n_n260 open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1055]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1055]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1055]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1055]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1055]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1058]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1058]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1058]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1058]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1058]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[95]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[95]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[95]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[95]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[95]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1107]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1107]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1107]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1107]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1107]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1108]" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">styr_in_8_ n_n264 [97] n_n263 styr_in_5_ n_n261 [41] styr_in_3_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[995]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[995]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[995]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[995]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[995]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[996]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[996]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[996]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[996]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[996]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[994]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[994]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[994]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[994]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[994]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1108]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1108]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1108]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1108]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1108]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1120]" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">n_n263 [1116] [150] open n_n260 [70] [310] [985] [98] [983]</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1095]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1095]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1095]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1095]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1095]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1097]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1097]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1097]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1097]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1097]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[54]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[54]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[54]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[54]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[54]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1120]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1120]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1120]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1120]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1120]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[208]" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">[148] [25] [89] n_n261 [1066] styr_in_5_ styr_in_3_ n_n262 [1069] styr_in_8_</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[206]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[206]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[206]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[206]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[206]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[80]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[80]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[80]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[80]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[80]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[147]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar ble[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[147]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[147]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[147]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[147]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[208]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[208]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[208]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[208]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[208]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1082]" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">[195] [89] styr_in_3_ n_n263 n_n264 [43] [1065] styr_in_6_ n_n262 n_n260</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[201]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[201]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[201]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[201]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[201]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1063]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1063]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1063]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1063]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1063]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1079]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1079]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1079]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1079]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1079]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1082]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1082]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1082]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1082]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1082]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1069]" instance="clb[40]" mode="default">
		<inputs>
			<port name="I">open open n_n262 [1033] styr_in_6_ n_n260 [43] styr_in_5_ styr_in_8_ [1032]</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[232]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[232]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[232]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[232]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[232]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[241]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[241]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[241]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[241]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[241]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[209]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[209]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[209]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[209]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[209]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1069]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1069]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1069]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1069]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1069]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[195]" instance="clb[41]" mode="default">
		<inputs>
			<port name="I">styr_in_4_ [38] styr_in_3_ [1036] [1038] styr_in_5_ n_n263 n_n264 [121] open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[120]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[120]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[120]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[120]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[120]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1037]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1037]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1037]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1037]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1037]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1110]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1110]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1110]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1110]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1110]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[195]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[195]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[195]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[195]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[195]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1057]" instance="clb[42]" mode="default">
		<inputs>
			<port name="I">styr_in_3_ [89] [1058] [1056] n_n264 styr_in_5_ [25] n_n262 [43] styr_in_6_</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[118]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[118]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[118]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[118]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[118]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[117]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar ble[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[117]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[117]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[117]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[117]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[116]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[116]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[116]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[116]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[116]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1057]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1057]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1057]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1057]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1057]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[279]" instance="clb[43]" mode="default">
		<inputs>
			<port name="I">styr_in_4_ n_n263 open [989] styr_in_5_ styr_in_3_ [39] [307] open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[284]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[284]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[284]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[284]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[284]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[988]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[988]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[988]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[988]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[988]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1009]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1009]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1009]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1009]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1009]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[279]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[279]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[279]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[279]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[279]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[308]" instance="clb[44]" mode="default">
		<inputs>
			<port name="I">open n_n264 styr_in_4_ styr_in_0_ styr_in_1_ n_n261 n_n263 styr_in_5_ open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[136]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[136]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[136]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[136]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[136]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[309]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[309]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[309]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[309]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[309]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[307]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[307]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[307]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[307]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[307]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[308]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[308]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[308]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[308]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[308]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[254]" instance="clb[45]" mode="default">
		<inputs>
			<port name="I">n_n262 n_n264 [43] [1128] n_n260 n_n263 [33] [66] open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="styr_out_8_" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_8_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_8_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_8_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_8_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1127]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar open ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1127]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1127]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1127]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1127]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1124]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1124]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1124]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1124]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1124]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[254]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[254]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[254]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[254]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[254]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[296]" instance="clb[46]" mode="default">
		<inputs>
			<port name="I">n_n264 open styr_in_6_ [996] styr_in_5_ [25] n_n262 n_n261 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1087]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1087]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1087]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1087]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1087]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[286]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[286]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[286]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[286]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[286]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[993]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[993]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[993]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[993]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[993]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[296]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[296]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[296]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[296]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[296]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[285]" instance="clb[47]" mode="default">
		<inputs>
			<port name="I">[33] open styr_in_3_ n_n263 [38] styr_in_5_ styr_in_4_ open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1086]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1086]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1086]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1086]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1086]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[148]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[148]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[148]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[148]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[148]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[138]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[138]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[138]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[138]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[138]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[285]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[285]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[285]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[285]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[285]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[101]" instance="clb[48]" mode="default">
		<inputs>
			<port name="I">styr_in_3_ [1053] styr_in_5_ styr_in_6_ [24] open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[121]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[121]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[121]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[121]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[121]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1100]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1100]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1100]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1100]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1100]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[92]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[92]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[92]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[92]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[92]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[101]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[101]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[101]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[101]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[101]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[124]" instance="clb[49]" mode="default">
		<inputs>
			<port name="I">styr_in_4_ open open [1125] styr_in_5_ styr_in_3_ styr_in_8_ n_n260 [110] [42]</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1128]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1128]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1128]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1128]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1128]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[154]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[154]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[154]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[154]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[154]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[90]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[90]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[90]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[90]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[90]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[124]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[124]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[124]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[124]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[124]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[51]" instance="clb[50]" mode="default">
		<inputs>
			<port name="I">open [23] n_n263 styr_in_8_ n_n260 n_n264 n_n261 open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1092]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1092]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1092]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1092]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1092]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1056]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1056]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1056]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1056]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1056]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[253]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[253]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[253]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[253]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[253]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[51]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[51]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[51]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[51]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[51]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[66]" instance="clb[51]" mode="default">
		<inputs>
			<port name="I">n_n263 open n_n262 [25] [182] styr_in_3_ [41] styr_in_1_ styr_in_4_ n_n261</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1090]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar ble[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1090]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1090]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1090]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1090]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[46]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[46]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[46]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[46]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[46]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1126]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1126]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1126]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1126]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1126]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[66]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[66]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[66]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[66]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[66]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1088]" instance="clb[52]" mode="default">
		<inputs>
			<port name="I">[1087] n_n262 styr_in_3_ open n_n264 [98] n_n260 styr_in_4_ [160] n_n263</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[96]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[96]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[96]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[96]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[96]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_0_" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar ble[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_0_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_0_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_0_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_0_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[88]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[88]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[88]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[88]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[88]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1088]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1088]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1088]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1088]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1088]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[179]" instance="clb[53]" mode="default">
		<inputs>
			<port name="I">styr_in_8_ n_n263 [1092] open n_n264 styr_in_5_ n_n260 styr_in_3_ [175] n_n261</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;clbouts open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[177]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[177]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[177]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[177]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[177]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_3_" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar open clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_3_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_3_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_3_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_3_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[176]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open ble[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[176]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[176]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[176]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[176]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[179]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[179]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[179]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[179]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[179]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="styr_out_2_" instance="clb[54]" mode="default">
		<inputs>
			<port name="I">[1090] open n_n264 styr_in_3_ n_n260 styr_in_2_ n_n261 n_n263 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[150]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[150]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[150]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[150]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[150]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[185]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[185]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[185]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[185]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[185]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[186]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[186]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[186]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[186]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[186]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_2_" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_2_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_2_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_2_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_2_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1032]" instance="clb[55]" mode="default">
		<inputs>
			<port name="I">open n_n261 n_n262 styr_in_8_ styr_in_4_ n_n260 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1109]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1109]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1109]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1109]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1109]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[989]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[989]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[989]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[989]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[989]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1036]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1036]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1036]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1036]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1036]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1032]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1032]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1032]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1032]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1032]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="[1065]" instance="clb[56]" mode="default">
		<inputs>
			<port name="I">open n_n264 [1097] n_n261 n_n262 n_n263 n_n260 open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="styr_out_4_" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar ble[1].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_4_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_4_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_4_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_4_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1096]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1096]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1096]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1096]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1096]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1125]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1125]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1125]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1125]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1125]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1065]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1065]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1065]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1065]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1065]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="styr_out_1_" instance="clb[57]" mode="default">
		<inputs>
			<port name="I">[1086] open n_n263 n_n264 [96] styr_in_5_ n_n262 n_n260 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts open open ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[160]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[160]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[160]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[160]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[160]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[192]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[192]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[192]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[192]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[192]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[65]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[65]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[65]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[65]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[65]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_1_" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_1_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_1_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_1_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_1_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="styr_out_6_" instance="clb[58]" mode="default">
		<inputs>
			<port name="I">[136] [982] n_n263 styr_in_6_ n_n262 [102] [24] styr_in_3_ n_n260 n_n264</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts ble[1].out[0]-&gt;clbouts ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1038]" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1038]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1038]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1038]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1038]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1033]" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1033]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1033]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1033]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1033]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[182]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar open clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[182]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[182]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[182]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[182]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="styr_out_6_" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="styr_out_6_" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="styr_out_6_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="styr_out_6_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">styr_out_6_</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="out:styr_out_9_" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_9_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_9_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_7_" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_7_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_7_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_5_" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_5_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_5_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="[1066]" instance="clb[62]" mode="default">
		<inputs>
			<port name="I">n_n260 styr_in_5_ styr_in_6_ styr_in_1_ n_n262 open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;clbouts ble[3].out[0]-&gt;clbouts</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="ble[0]" />
		<block name="open" instance="ble[1]" />
		<block name="[1114]" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1114]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct1 open ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1114]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1114]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1114]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="[1066]" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1066]" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 open ble.in[2]-&gt;direct1 ble.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="[1066]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="[1066]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1066]</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="out:styr_out_8_" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_8_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_8_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_0_" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_0_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_0_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_2_" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_2_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_2_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_3_" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_3_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_3_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_4_" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_4_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_4_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_1_" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_1_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_1_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:styr_out_6_" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">styr_out_6_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:styr_out_6_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="styr_in_2_" instance="io[70]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_2_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_2_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_1_" instance="io[71]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_1_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_1_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_4_" instance="io[72]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_4_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_4_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_7_" instance="io[73]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_7_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_7_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_3_" instance="io[74]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_3_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_3_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_8_" instance="io[75]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_8_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_8_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_0_" instance="io[76]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_0_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_0_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clock" instance="io[77]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="clock" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clock</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_6_" instance="io[78]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_6_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_6_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="styr_in_5_" instance="io[79]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="styr_in_5_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">styr_in_5_</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
