<stg><name>atax_Pipeline_lp3_lp4</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln5 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc61:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:1 %icmp_ln26 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:2 %add_ln26_1 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc61:3 %br_ln26 = br i1 %icmp_ln26, void %for.inc64, void %for.inc74.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc64:0 %j_1_load = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc64:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64:2 %add_ln26 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc64:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc64:6 %select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc64:7 %select_ln26 = select i1 %tmp, i7 %add_ln26, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="7">
<![CDATA[
for.inc64:8 %trunc_ln26 = trunc i7 %select_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7">
<![CDATA[
for.inc64:9 %trunc_ln26_1 = trunc i7 %select_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64:10 %lshr_ln5_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln26, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
for.inc64:11 %zext_ln5 = zext i5 %lshr_ln5_2

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:12 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:13 %tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="tmp1_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:14 %mux_case_06 = load i5 %tmp1_addr

]]></Node>
<StgValue><ssdm name="mux_case_06"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:15 %tmp1_1_load = load i5 %tmp1_1_addr

]]></Node>
<StgValue><ssdm name="tmp1_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64:18 %lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc64:20 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %lshr_ln5_5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
for.inc64:21 %zext_ln28 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:22 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:23 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.inc64:26 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="11">
<![CDATA[
for.inc64:30 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64:36 %add_ln27 = add i7 %select_ln5, i7 2

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64:37 %store_ln26 = store i12 %add_ln26_1, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64:38 %store_ln5 = store i7 %select_ln26, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64:39 %store_ln5 = store i7 %add_ln27, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:14 %mux_case_06 = load i5 %tmp1_addr

]]></Node>
<StgValue><ssdm name="mux_case_06"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:15 %tmp1_1_load = load i5 %tmp1_1_addr

]]></Node>
<StgValue><ssdm name="tmp1_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc64:16 %tmp_1 = select i1 %trunc_ln26_1, i32 %tmp1_1_load, i32 %mux_case_06

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.inc64:26 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="11">
<![CDATA[
for.inc64:30 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:27 %mul1 = fmul i32 %buff_A_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:31 %mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul57_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
for.inc64:19 %zext_ln5_1 = zext i5 %lshr_ln5_5

]]></Node>
<StgValue><ssdm name="zext_ln5_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:24 %buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5_1

]]></Node>
<StgValue><ssdm name="buff_y_out_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:25 %buff_y_out_load = load i5 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:27 %mul1 = fmul i32 %buff_A_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:29 %buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5_1

]]></Node>
<StgValue><ssdm name="buff_y_out_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:31 %mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul57_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:32 %buff_y_out_1_load = load i5 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:25 %buff_y_out_load = load i5 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:27 %mul1 = fmul i32 %buff_A_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:31 %mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul57_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.inc64:32 %buff_y_out_1_load = load i5 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="67" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:28 %add1 = fadd i32 %buff_y_out_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:33 %add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="69" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:28 %add1 = fadd i32 %buff_y_out_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:33 %add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="71" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:28 %add1 = fadd i32 %buff_y_out_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:33 %add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="73" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:28 %add1 = fadd i32 %buff_y_out_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64:33 %add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1

]]></Node>
<StgValue><ssdm name="add58_1"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
for.inc74.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64:17 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc64:34 %store_ln28 = store i32 %add1, i5 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc64:35 %store_ln28 = store i32 %add58_1, i5 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:40 %br_ln27 = br void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="tmp1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="tmp1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="buff_A" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="buff_A_1" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="buff_y_out" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_y_out"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="buff_y_out_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_y_out_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="114" from="StgValue_113" to="j_1" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_113" to="i" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_113" to="indvar_flatten" fromId="113" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_117" to="store_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="119" from="indvar_flatten" to="store_ln0" fromId="15" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_120" to="store_ln5" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="i" to="store_ln5" fromId="14" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_120" to="store_ln5" fromId="120" toId="18">
</dataflow>
<dataflow id="124" from="j_1" to="store_ln5" fromId="13" toId="18">
</dataflow>
<dataflow id="125" from="indvar_flatten" to="indvar_flatten_load" fromId="15" toId="20">
</dataflow>
<dataflow id="126" from="indvar_flatten_load" to="icmp_ln26" fromId="20" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln26" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="indvar_flatten_load" to="add_ln26_1" fromId="20" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="add_ln26_1" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="icmp_ln26" to="br_ln26" fromId="21" toId="23">
</dataflow>
<dataflow id="133" from="j_1" to="j_1_load" fromId="13" toId="24">
</dataflow>
<dataflow id="134" from="i" to="i_load" fromId="14" toId="25">
</dataflow>
<dataflow id="135" from="i_load" to="add_ln26" fromId="25" toId="26">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln26" fromId="136" toId="26">
</dataflow>
<dataflow id="139" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="138" toId="27">
</dataflow>
<dataflow id="140" from="j_1_load" to="tmp" fromId="24" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_141" to="tmp" fromId="141" toId="27">
</dataflow>
<dataflow id="143" from="tmp" to="select_ln5" fromId="27" toId="28">
</dataflow>
<dataflow id="144" from="StgValue_120" to="select_ln5" fromId="120" toId="28">
</dataflow>
<dataflow id="145" from="j_1_load" to="select_ln5" fromId="24" toId="28">
</dataflow>
<dataflow id="146" from="tmp" to="select_ln26" fromId="27" toId="29">
</dataflow>
<dataflow id="147" from="add_ln26" to="select_ln26" fromId="26" toId="29">
</dataflow>
<dataflow id="148" from="i_load" to="select_ln26" fromId="25" toId="29">
</dataflow>
<dataflow id="149" from="select_ln26" to="trunc_ln26" fromId="29" toId="30">
</dataflow>
<dataflow id="150" from="select_ln26" to="trunc_ln26_1" fromId="29" toId="31">
</dataflow>
<dataflow id="152" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_2" fromId="151" toId="32">
</dataflow>
<dataflow id="153" from="select_ln26" to="lshr_ln5_2" fromId="29" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_113" to="lshr_ln5_2" fromId="113" toId="32">
</dataflow>
<dataflow id="156" from="StgValue_155" to="lshr_ln5_2" fromId="155" toId="32">
</dataflow>
<dataflow id="157" from="lshr_ln5_2" to="zext_ln5" fromId="32" toId="33">
</dataflow>
<dataflow id="158" from="tmp1" to="tmp1_addr" fromId="107" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp1_addr" fromId="159" toId="34">
</dataflow>
<dataflow id="161" from="zext_ln5" to="tmp1_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="162" from="tmp1_1" to="tmp1_1_addr" fromId="108" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_159" to="tmp1_1_addr" fromId="159" toId="35">
</dataflow>
<dataflow id="164" from="zext_ln5" to="tmp1_1_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="165" from="tmp1_addr" to="mux_case_06" fromId="34" toId="36">
</dataflow>
<dataflow id="166" from="tmp1_1_addr" to="tmp1_1_load" fromId="35" toId="37">
</dataflow>
<dataflow id="167" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_5" fromId="151" toId="38">
</dataflow>
<dataflow id="168" from="select_ln5" to="lshr_ln5_5" fromId="28" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_113" to="lshr_ln5_5" fromId="113" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_155" to="lshr_ln5_5" fromId="155" toId="38">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="171" toId="39">
</dataflow>
<dataflow id="173" from="trunc_ln26" to="tmp_s" fromId="30" toId="39">
</dataflow>
<dataflow id="174" from="lshr_ln5_5" to="tmp_s" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="tmp_s" to="zext_ln28" fromId="39" toId="40">
</dataflow>
<dataflow id="176" from="buff_A" to="buff_A_addr" fromId="109" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_159" to="buff_A_addr" fromId="159" toId="41">
</dataflow>
<dataflow id="178" from="zext_ln28" to="buff_A_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="179" from="buff_A_1" to="buff_A_1_addr" fromId="110" toId="42">
</dataflow>
<dataflow id="180" from="StgValue_159" to="buff_A_1_addr" fromId="159" toId="42">
</dataflow>
<dataflow id="181" from="zext_ln28" to="buff_A_1_addr" fromId="40" toId="42">
</dataflow>
<dataflow id="182" from="buff_A_addr" to="buff_A_load" fromId="41" toId="43">
</dataflow>
<dataflow id="183" from="buff_A_1_addr" to="buff_A_1_load" fromId="42" toId="44">
</dataflow>
<dataflow id="184" from="select_ln5" to="add_ln27" fromId="28" toId="45">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln27" fromId="185" toId="45">
</dataflow>
<dataflow id="187" from="add_ln26_1" to="store_ln26" fromId="22" toId="46">
</dataflow>
<dataflow id="188" from="indvar_flatten" to="store_ln26" fromId="15" toId="46">
</dataflow>
<dataflow id="189" from="select_ln26" to="store_ln5" fromId="29" toId="47">
</dataflow>
<dataflow id="190" from="i" to="store_ln5" fromId="14" toId="47">
</dataflow>
<dataflow id="191" from="add_ln27" to="store_ln5" fromId="45" toId="48">
</dataflow>
<dataflow id="192" from="j_1" to="store_ln5" fromId="13" toId="48">
</dataflow>
<dataflow id="193" from="tmp1_addr" to="mux_case_06" fromId="34" toId="49">
</dataflow>
<dataflow id="194" from="tmp1_1_addr" to="tmp1_1_load" fromId="35" toId="50">
</dataflow>
<dataflow id="195" from="trunc_ln26_1" to="tmp_1" fromId="31" toId="51">
</dataflow>
<dataflow id="196" from="tmp1_1_load" to="tmp_1" fromId="50" toId="51">
</dataflow>
<dataflow id="197" from="mux_case_06" to="tmp_1" fromId="49" toId="51">
</dataflow>
<dataflow id="198" from="buff_A_addr" to="buff_A_load" fromId="41" toId="52">
</dataflow>
<dataflow id="199" from="buff_A_1_addr" to="buff_A_1_load" fromId="42" toId="53">
</dataflow>
<dataflow id="200" from="buff_A_load" to="mul1" fromId="52" toId="54">
</dataflow>
<dataflow id="201" from="tmp_1" to="mul1" fromId="51" toId="54">
</dataflow>
<dataflow id="202" from="buff_A_1_load" to="mul57_1" fromId="53" toId="55">
</dataflow>
<dataflow id="203" from="tmp_1" to="mul57_1" fromId="51" toId="55">
</dataflow>
<dataflow id="204" from="lshr_ln5_5" to="zext_ln5_1" fromId="38" toId="56">
</dataflow>
<dataflow id="205" from="buff_y_out" to="buff_y_out_addr" fromId="111" toId="57">
</dataflow>
<dataflow id="206" from="StgValue_159" to="buff_y_out_addr" fromId="159" toId="57">
</dataflow>
<dataflow id="207" from="zext_ln5_1" to="buff_y_out_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="208" from="buff_y_out_addr" to="buff_y_out_load" fromId="57" toId="58">
</dataflow>
<dataflow id="209" from="buff_A_load" to="mul1" fromId="52" toId="59">
</dataflow>
<dataflow id="210" from="tmp_1" to="mul1" fromId="51" toId="59">
</dataflow>
<dataflow id="211" from="buff_y_out_1" to="buff_y_out_1_addr" fromId="112" toId="60">
</dataflow>
<dataflow id="212" from="StgValue_159" to="buff_y_out_1_addr" fromId="159" toId="60">
</dataflow>
<dataflow id="213" from="zext_ln5_1" to="buff_y_out_1_addr" fromId="56" toId="60">
</dataflow>
<dataflow id="214" from="buff_A_1_load" to="mul57_1" fromId="53" toId="61">
</dataflow>
<dataflow id="215" from="tmp_1" to="mul57_1" fromId="51" toId="61">
</dataflow>
<dataflow id="216" from="buff_y_out_1_addr" to="buff_y_out_1_load" fromId="60" toId="62">
</dataflow>
<dataflow id="217" from="buff_y_out_addr" to="buff_y_out_load" fromId="57" toId="63">
</dataflow>
<dataflow id="218" from="buff_A_load" to="mul1" fromId="52" toId="64">
</dataflow>
<dataflow id="219" from="tmp_1" to="mul1" fromId="51" toId="64">
</dataflow>
<dataflow id="220" from="buff_A_1_load" to="mul57_1" fromId="53" toId="65">
</dataflow>
<dataflow id="221" from="tmp_1" to="mul57_1" fromId="51" toId="65">
</dataflow>
<dataflow id="222" from="buff_y_out_1_addr" to="buff_y_out_1_load" fromId="60" toId="66">
</dataflow>
<dataflow id="223" from="buff_y_out_load" to="add1" fromId="63" toId="67">
</dataflow>
<dataflow id="224" from="mul1" to="add1" fromId="64" toId="67">
</dataflow>
<dataflow id="225" from="buff_y_out_1_load" to="add58_1" fromId="66" toId="68">
</dataflow>
<dataflow id="226" from="mul57_1" to="add58_1" fromId="65" toId="68">
</dataflow>
<dataflow id="227" from="buff_y_out_load" to="add1" fromId="63" toId="69">
</dataflow>
<dataflow id="228" from="mul1" to="add1" fromId="64" toId="69">
</dataflow>
<dataflow id="229" from="buff_y_out_1_load" to="add58_1" fromId="66" toId="70">
</dataflow>
<dataflow id="230" from="mul57_1" to="add58_1" fromId="65" toId="70">
</dataflow>
<dataflow id="231" from="buff_y_out_load" to="add1" fromId="63" toId="71">
</dataflow>
<dataflow id="232" from="mul1" to="add1" fromId="64" toId="71">
</dataflow>
<dataflow id="233" from="buff_y_out_1_load" to="add58_1" fromId="66" toId="72">
</dataflow>
<dataflow id="234" from="mul57_1" to="add58_1" fromId="65" toId="72">
</dataflow>
<dataflow id="235" from="buff_y_out_load" to="add1" fromId="63" toId="73">
</dataflow>
<dataflow id="236" from="mul1" to="add1" fromId="64" toId="73">
</dataflow>
<dataflow id="237" from="buff_y_out_1_load" to="add58_1" fromId="66" toId="74">
</dataflow>
<dataflow id="238" from="mul57_1" to="add58_1" fromId="65" toId="74">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="239" toId="75">
</dataflow>
<dataflow id="242" from="lp3_lp4_str" to="specloopname_ln0" fromId="241" toId="75">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="243" toId="76">
</dataflow>
<dataflow id="246" from="StgValue_245" to="speclooptripcount_ln0" fromId="245" toId="76">
</dataflow>
<dataflow id="247" from="StgValue_245" to="speclooptripcount_ln0" fromId="245" toId="76">
</dataflow>
<dataflow id="248" from="StgValue_245" to="speclooptripcount_ln0" fromId="245" toId="76">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="249" toId="77">
</dataflow>
<dataflow id="252" from="StgValue_251" to="specpipeline_ln5" fromId="251" toId="77">
</dataflow>
<dataflow id="254" from="StgValue_253" to="specpipeline_ln5" fromId="253" toId="77">
</dataflow>
<dataflow id="255" from="StgValue_253" to="specpipeline_ln5" fromId="253" toId="77">
</dataflow>
<dataflow id="256" from="StgValue_253" to="specpipeline_ln5" fromId="253" toId="77">
</dataflow>
<dataflow id="258" from="empty_0" to="specpipeline_ln5" fromId="257" toId="77">
</dataflow>
<dataflow id="259" from="add1" to="store_ln28" fromId="73" toId="78">
</dataflow>
<dataflow id="260" from="buff_y_out_addr" to="store_ln28" fromId="57" toId="78">
</dataflow>
<dataflow id="261" from="add58_1" to="store_ln28" fromId="74" toId="79">
</dataflow>
<dataflow id="262" from="buff_y_out_1_addr" to="store_ln28" fromId="60" toId="79">
</dataflow>
<dataflow id="263" from="icmp_ln26" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="264" from="icmp_ln26" to="StgValue_10" fromId="21" toId="10">
</dataflow>
</dataflows>


</stg>
