List of CLB Tiles
CLEM_X32Y70
CLEL_R_X32Y70
CLEM_X27Y81
CLEL_R_X27Y81
CLEM_X25Y106
CLEL_R_X25Y106
CLEM_R_X38Y114
CLEM_X32Y100
CLEL_R_X32Y100
CLEM_X30Y115
CLEM_X23Y98
CLEL_R_X23Y98
CLEM_X23Y107
CLEL_R_X23Y107
CLEL_L_X36Y72
CLEL_R_X36Y72
CLEM_X29Y126
CLEL_R_X29Y126

List of Congested Nets
Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[1]
Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[7]
Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[4]
Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[3]_0[0]
Test_2_i/al_ultra96v2_0/inst/soc/imem/imem_rdata[8]
Test_2_i/al_ultra96v2_0/inst/soc/imem/imem_rdata[19]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata3
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_1
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_2/wdata_1_reg[7]_0[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][6]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6]_1
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_2/lut_data_3_reg[7]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_2/lut_data_3_reg[1]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_2_reg[6][0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_2/Q[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_2/mac_sum1_carry_i_9__10_n_0
Test_2_i/al_ultra96v2_0/inst/ifm_smoother/in
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/wdata_2_reg[7]_1[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_2/lut_data_7_reg[7]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_2/Q[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_2/lut_data_7_reg[6]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_2/Q[6]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_2/wdata_2_reg[7]_0[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/FSM_sequential_state_reg[3]_0[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/FSM_sequential_state_reg[3]_0[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_0/Q[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_3_reg[14]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/FSM_sequential_state_reg[3]_0[3]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_0/isel[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/Q[3]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_3_reg[10]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_3_reg[9]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_3_reg[8]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_0/Q[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/Q[3]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/Q[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/Q[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/Q[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_7_reg[12]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_7_reg[10]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/Q[3]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lpureg_0/Q[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lpureg_0/mac_sum1_carry_i_9__11_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lpureg_0/isel[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/lut_0/lut_data_7_reg[9]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/Q[15]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/Q[13]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/Q[12]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/Q[8]
Test_2_i/al_ultra96v2_0/inst/soc/dmem/rdata[24]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum_reg[31]_0[26]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum_reg[31]_0[30]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/lpureg_0/Q[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/lpureg_0/mac_sum1_carry_i_9__5_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/lut_0/lut_data_3_reg[22]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/lut_0/lut_data_3_reg[20]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/lut_0/lut_data_3_reg[19]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/lut_0/lut_data_3_reg[16]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/input_offset_reg[7][0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_0_reg[6]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[6]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/CO[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_1_reg[6]_1
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_1_reg[6][5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_2/Q[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum_reg[31]_0[18]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum_reg[31]_0[17]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum_reg[31]_0[16]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum_reg[31]_0[23]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_1_reg[6][1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_1_reg[6][2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_0/wdata_1_reg[7]_0[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_to_mac_dat_0[2]_226[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_0/isel[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_7_reg[15]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_3_reg[10]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[3]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/input_ADD_offset_2_carry_n_8
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/input_ADD_offset_2_carry__0_n_6
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_to_mac_dat_0[7]_231[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_0/Q[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_0/mac_sum1_carry_i_9__14_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[5]_243[5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/wdata_2_reg[7]_2[6]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/wdata_2_reg[7]_2[4]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/wdata_2_reg[7]_2[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[7]_245[5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_7_reg[8]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/pu_odo_0[20]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/pu_odo_0[18]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_3_reg[12]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_3_reg[8]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_3_reg[15]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/pu_odo_0[15]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/pu_odo_0[11]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/pu_odo_0[9]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/pu_odo_0[8]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_0_reg[6]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_1_reg[6][5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_1_reg[6]_1
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lpureg_0/isel[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lpureg_1/Q[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lpureg_1/mac_sum1_carry_i_9__3_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_1_reg[6][0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_1_reg[6][1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_1_reg[6][2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/pu_odo_1[9]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/pu_odo_1[15]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/pu_odo_1[14]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/pu_odo_1[12]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/pu_odo_1[10]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lut_1/lut_data_3_reg[15]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lut_1/lut_data_7_reg[15]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lut_1/lut_data_7_reg[11]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/lut_1/lut_data_7_reg[8]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/in12[15]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/in12[12]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/in12[11]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[3]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_2_reg[6]_3
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_0/wdata_2_reg[7]_0[7]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_2_reg[6]_2
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_2_reg[6][1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_2_reg[6][0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[6]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[5]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[11]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[22]
Test_2_i/al_ultra96v2_0/inst/soc/cpu/cpu_iomem_ready
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[26]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[13]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[25]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[1]_rep__2_1
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[17]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/Q[1]
Test_2_i/al_ultra96v2_0/inst/iomem_rdata_reg_n_0_[17]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_addr_0_0_reg[0]_2
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[23]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[15]
Test_2_i/al_ultra96v2_0/inst/soc/cpu/iomem_valid
Test_2_i/al_ultra96v2_0/inst/iomem_ready_reg_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ps_data[31]_i_2_n_0
Test_2_i/al_ultra96v2_0/inst/soc/cpu/iomem_wstrb[1]
Test_2_i/al_ultra96v2_0/inst/iomem_rdata_reg_n_0_[24]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_addr_0_0_reg[0]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep_3
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[0]_5
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_addr_0_0_reg[1]_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_addr[28]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_addr[29]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_addr[27]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_addr[26]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[2]_0[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[2]_0[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__2_2
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[0]_17
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_7[15]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b2_data[7]_i_6__0_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b0_data[15]_i_6__1_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_1_ld_wrn
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[0]_16
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_7_0[0]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b0_data2_in__0[1]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b0_data[10]_i_2_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_7[10]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/buf_b0_data_reg[47]_0[10]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b0_data[15]_i_7_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b0_data[2]_i_4_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_0/buf_b2_data031_in[2]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/buf_b2_data_reg[47]_0[34]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep_6
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[47]_i_3__0_n_0
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_7
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/Q[34]
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2]_7
Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7_15

