Vivado Simulator 2018.3
Time resolution is 1 ps
Info:                    5Info: ---Assertion passed
Time: 5 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   15Info: ---Assertion passed
Time: 15 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   25Info: ---Assertion passed
Time: 25 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   35Info: ---Assertion passed
Time: 35 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   45Info: ---Assertion passed
Time: 45 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   55Info: ---Assertion passed
Time: 55 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   65Info: ---Assertion passed
Time: 65 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   75Info: ---Assertion passed
Time: 75 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   85Info: ---Assertion passed
Time: 85 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                   95Info: ---Assertion passed
Time: 95 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  105Info: ---Assertion passed
Time: 105 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  115Info: ---Assertion passed
Time: 115 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  125Info: ---Assertion passed
Time: 125 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  135Info: ---Assertion passed
Time: 135 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  145Info: ---Assertion passed
Time: 145 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  155Info: ---Assertion passed
Time: 155 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  165Info: ---Assertion passed
Time: 165 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  175Info: ---Assertion passed
Time: 175 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  185Info: ---Assertion passed
Time: 185 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  195Info: ---Assertion passed
Time: 195 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  205Info: ---Assertion passed
Time: 205 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  215Info: ---Assertion passed
Time: 215 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  225Info: ---Assertion passed
Time: 225 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  235Info: ---Assertion passed
Time: 235 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  245Info: ---Assertion passed
Time: 245 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  255Info: ---Assertion passed
Time: 255 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  265Info: ---Assertion passed
Time: 265 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  275Info: ---Assertion passed
Time: 275 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  285Info: ---Assertion passed
Time: 285 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  295Info: ---Assertion passed
Time: 295 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  305Info: ---Assertion passed
Time: 305 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  315Info: ---Assertion passed
Time: 315 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  325Info: ---Assertion passed
Time: 325 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  335Info: ---Assertion passed
Time: 335 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  345Info: ---Assertion passed
Time: 345 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  355Info: ---Assertion passed
Time: 355 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  365Info: ---Assertion passed
Time: 365 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  375Info: ---Assertion passed
Time: 375 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  385Info: ---Assertion passed
Time: 385 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  395Info: ---Assertion passed
Time: 395 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  405Info: ---Assertion passed
Time: 405 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  415Info: ---Assertion passed
Time: 415 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  425Info: ---Assertion passed
Time: 425 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  435Info: ---Assertion passed
Time: 435 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  445Info: ---Assertion passed
Time: 445 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  455Info: ---Assertion passed
Time: 455 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  465Info: ---Assertion passed
Time: 465 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  475Info: ---Assertion passed
Time: 475 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  485Info: ---Assertion passed
Time: 485 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  495Info: ---Assertion passed
Time: 495 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  505Info: ---Assertion passed
Time: 505 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  515Info: ---Assertion passed
Time: 515 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  525Info: ---Assertion passed
Time: 525 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  535Info: ---Assertion passed
Time: 535 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  545Info: ---Assertion passed
Time: 545 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  555Info: ---Assertion passed
Time: 555 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  565Info: ---Assertion passed
Time: 565 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  575Info: ---Assertion passed
Time: 575 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  585Info: ---Assertion passed
Time: 585 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  595Info: ---Assertion passed
Time: 595 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  605Info: ---Assertion passed
Time: 605 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  615Info: ---Assertion passed
Time: 615 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  625Info: ---Assertion passed
Time: 625 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  635Info: ---Assertion passed
Time: 635 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  645Info: ---Assertion passed
Time: 645 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  655Info: ---Assertion passed
Time: 655 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  665Info: ---Assertion passed
Time: 665 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  675Info: ---Assertion passed
Time: 675 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  685Info: ---Assertion passed
Time: 685 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  695Info: ---Assertion passed
Time: 695 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  705Info: ---Assertion passed
Time: 705 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  715Info: ---Assertion passed
Time: 715 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  725Info: ---Assertion passed
Time: 725 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  735Info: ---Assertion passed
Time: 735 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  745Info: ---Assertion passed
Time: 745 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  755Info: ---Assertion passed
Time: 755 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  765Info: ---Assertion passed
Time: 765 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  775Info: ---Assertion passed
Time: 775 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  785Info: ---Assertion passed
Time: 785 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  795Info: ---Assertion passed
Time: 795 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  805Info: ---Assertion passed
Time: 805 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  815Info: ---Assertion passed
Time: 815 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  825Info: ---Assertion passed
Time: 825 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  835Info: ---Assertion passed
Time: 835 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  845Info: ---Assertion passed
Time: 845 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  855Info: ---Assertion passed
Time: 855 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  865Info: ---Assertion passed
Time: 865 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  875Info: ---Assertion passed
Time: 875 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  885Info: ---Assertion passed
Time: 885 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  895Info: ---Assertion passed
Time: 895 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  905Info: ---Assertion passed
Time: 905 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  915Info: ---Assertion passed
Time: 915 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  925Info: ---Assertion passed
Time: 925 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  935Info: ---Assertion passed
Time: 935 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  945Info: ---Assertion passed
Time: 945 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  955Info: ---Assertion passed
Time: 955 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  965Info: ---Assertion passed
Time: 965 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  975Info: ---Assertion passed
Time: 975 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  985Info: ---Assertion passed
Time: 985 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
Info:                  995Info: ---Assertion passed
Time: 995 ns  Iteration: 0  Process: /or_gate//or_gate  File: C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/or_gate/or_gate.srcs/sources_1/new/or_gate.sv
