{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553528855577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553528855579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 11:47:35 2019 " "Processing started: Mon Mar 25 11:47:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553528855579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553528855579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off waveform-visualizer -c DE2_Audio_Example " "Command: quartus_eda --read_settings_files=off --write_settings_files=off waveform-visualizer -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553528855579 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/altera/18.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/altera/18.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553528855695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_7_1200mv_85c_slow.vo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_7_1200mv_85c_slow.vo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528856347 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_7_1200mv_0c_slow.vo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_7_1200mv_0c_slow.vo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528856474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_min_1200mv_0c_fast.vo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_min_1200mv_0c_fast.vo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528856605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example.vo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example.vo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528856735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_7_1200mv_85c_v_slow.sdo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_7_1200mv_85c_v_slow.sdo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528856846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_7_1200mv_0c_v_slow.sdo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_7_1200mv_0c_v_slow.sdo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528856955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_min_1200mv_0c_v_fast.sdo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_min_1200mv_0c_v_fast.sdo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528857065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_Audio_Example_v.sdo /home/zym/waveform-visualizer/simulation/modelsim/ simulation " "Generated file DE2_Audio_Example_v.sdo in folder \"/home/zym/waveform-visualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553528857175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1053 " "Peak virtual memory: 1053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553528857236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 11:47:37 2019 " "Processing ended: Mon Mar 25 11:47:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553528857236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553528857236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553528857236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553528857236 ""}
