$date
	Thu Jun 02 23:35:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! O $end
$var wire 1 " CARRY $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module ha $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! o $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 & j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#10
1!
1$
b1 &
#20
0$
1#
b1 %
b0 &
#30
0!
1"
1$
b1 &
#40
b10 %
b10 &
