<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0735e31f175443ce387c4c3ac7367d8b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5def0175e7b30b46674d97e780cd54be"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abbf3d97c540005c8cfb7a21cb2bc7b1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:abbf3d97c540005c8cfb7a21cb2bc7b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada670e1348c1c5337395f44dbc1fb18e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ada670e1348c1c5337395f44dbc1fb18e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#ada670e1348c1c5337395f44dbc1fb18e">More...</a><br /></td></tr>
<tr class="separator:ada670e1348c1c5337395f44dbc1fb18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2616c01ed4c24d07e4ea2530d6b08694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a2616c01ed4c24d07e4ea2530d6b08694"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a2616c01ed4c24d07e4ea2530d6b08694">More...</a><br /></td></tr>
<tr class="separator:a2616c01ed4c24d07e4ea2530d6b08694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778deffa2accef9f78aef629b1043d53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a778deffa2accef9f78aef629b1043d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a778deffa2accef9f78aef629b1043d53">More...</a><br /></td></tr>
<tr class="separator:a778deffa2accef9f78aef629b1043d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a6bdcfc161875edede8250354414f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a59a6bdcfc161875edede8250354414f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a59a6bdcfc161875edede8250354414f1">More...</a><br /></td></tr>
<tr class="separator:a59a6bdcfc161875edede8250354414f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50e88b00aeb486cb373121b29873374"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:aa50e88b00aeb486cb373121b29873374"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#aa50e88b00aeb486cb373121b29873374">More...</a><br /></td></tr>
<tr class="separator:aa50e88b00aeb486cb373121b29873374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698afff9f98c635204a617f108d26962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a698afff9f98c635204a617f108d26962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a698afff9f98c635204a617f108d26962">More...</a><br /></td></tr>
<tr class="separator:a698afff9f98c635204a617f108d26962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a2a536a96e06451d31b5a29fb767e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a54a2a536a96e06451d31b5a29fb767e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a54a2a536a96e06451d31b5a29fb767e1">More...</a><br /></td></tr>
<tr class="separator:a54a2a536a96e06451d31b5a29fb767e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6fc618a5e1a8d0952b51868ab8ed4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:aff6fc618a5e1a8d0952b51868ab8ed4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#aff6fc618a5e1a8d0952b51868ab8ed4b">More...</a><br /></td></tr>
<tr class="separator:aff6fc618a5e1a8d0952b51868ab8ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bcca76773c2f3a71774d07b5a69c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a02bcca76773c2f3a71774d07b5a69c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a02bcca76773c2f3a71774d07b5a69c7b">More...</a><br /></td></tr>
<tr class="separator:a02bcca76773c2f3a71774d07b5a69c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9abb4cd603d6a4dfe505e6b520719a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ac9abb4cd603d6a4dfe505e6b520719a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#ac9abb4cd603d6a4dfe505e6b520719a7">More...</a><br /></td></tr>
<tr class="separator:ac9abb4cd603d6a4dfe505e6b520719a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ea28826f8c04601110b26e29709fef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a80ea28826f8c04601110b26e29709fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a80ea28826f8c04601110b26e29709fef">More...</a><br /></td></tr>
<tr class="separator:a80ea28826f8c04601110b26e29709fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65865ca0b4c1bef68dc796155458b3ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a65865ca0b4c1bef68dc796155458b3ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a65865ca0b4c1bef68dc796155458b3ee">More...</a><br /></td></tr>
<tr class="separator:a65865ca0b4c1bef68dc796155458b3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40520b0ce16808b9e10a121b2eca2f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a40520b0ce16808b9e10a121b2eca2f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a40520b0ce16808b9e10a121b2eca2f67">More...</a><br /></td></tr>
<tr class="separator:a40520b0ce16808b9e10a121b2eca2f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4a90c8ade194eccd590173fa783b56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:aae4a90c8ade194eccd590173fa783b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#aae4a90c8ade194eccd590173fa783b56">More...</a><br /></td></tr>
<tr class="separator:aae4a90c8ade194eccd590173fa783b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5b5d88ed2aa123b984851d250cfd4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a3c5b5d88ed2aa123b984851d250cfd4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a3c5b5d88ed2aa123b984851d250cfd4a">More...</a><br /></td></tr>
<tr class="separator:a3c5b5d88ed2aa123b984851d250cfd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ef9813c409f230dbb7e06ceb549c35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a79ef9813c409f230dbb7e06ceb549c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a79ef9813c409f230dbb7e06ceb549c35">More...</a><br /></td></tr>
<tr class="separator:a79ef9813c409f230dbb7e06ceb549c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9713cfc80b6b87b71fc877a37300b71e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a9713cfc80b6b87b71fc877a37300b71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a9713cfc80b6b87b71fc877a37300b71e">More...</a><br /></td></tr>
<tr class="separator:a9713cfc80b6b87b71fc877a37300b71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b466f2448c5bc0a1ce89d0df4c291c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a63b466f2448c5bc0a1ce89d0df4c291c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a63b466f2448c5bc0a1ce89d0df4c291c">More...</a><br /></td></tr>
<tr class="separator:a63b466f2448c5bc0a1ce89d0df4c291c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf4b5c590c54e051df8ed641dff2ace"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:aaaf4b5c590c54e051df8ed641dff2ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#aaaf4b5c590c54e051df8ed641dff2ace">More...</a><br /></td></tr>
<tr class="separator:aaaf4b5c590c54e051df8ed641dff2ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a6b6a64b18a77346b7f4c362461595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a47a6b6a64b18a77346b7f4c362461595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#a47a6b6a64b18a77346b7f4c362461595">More...</a><br /></td></tr>
<tr class="separator:a47a6b6a64b18a77346b7f4c362461595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c02c3d768cee40bb3e2c414272d3d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ac7c02c3d768cee40bb3e2c414272d3d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d254_1_1_0d264.html#ac7c02c3d768cee40bb3e2c414272d3d5">More...</a><br /></td></tr>
<tr class="separator:ac7c02c3d768cee40bb3e2c414272d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5def0175e7b30b46674d97e780cd54be"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5def0175e7b30b46674d97e780cd54be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bd772cc872504583e02a4528e17446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab7bd772cc872504583e02a4528e17446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0735e31f175443ce387c4c3ac7367d8b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0735e31f175443ce387c4c3ac7367d8b">EAX</a></td></tr>
<tr class="separator:a0735e31f175443ce387c4c3ac7367d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4daed78ad56907e7db664f3a4a5220"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a878bd494421f69053a5079a205998270"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1e22693862acd1b29b226fe0deecc282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a1e22693862acd1b29b226fe0deecc282"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../dc/de8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d259_1_1_0d286.html#a1e22693862acd1b29b226fe0deecc282">More...</a><br /></td></tr>
<tr class="separator:a1e22693862acd1b29b226fe0deecc282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930a07ebbbb876de08d9412b28125de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a930a07ebbbb876de08d9412b28125de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/de8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d259_1_1_0d286.html#a930a07ebbbb876de08d9412b28125de5">More...</a><br /></td></tr>
<tr class="separator:a930a07ebbbb876de08d9412b28125de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878bd494421f69053a5079a205998270"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a878bd494421f69053a5079a205998270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4d932b287718c21f6e0b6c905895ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:afd4d932b287718c21f6e0b6c905895ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4daed78ad56907e7db664f3a4a5220"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7a4daed78ad56907e7db664f3a4a5220">EBX</a></td></tr>
<tr class="separator:a7a4daed78ad56907e7db664f3a4a5220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36cd531fad90afbcb6b9261f3b0e067"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96e7fa3a4ead3271066194c3811c3227"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a26288260ff02a73f2445aa537a0724e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a26288260ff02a73f2445aa537a0724e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d261_1_1_0d294.html#a26288260ff02a73f2445aa537a0724e9">More...</a><br /></td></tr>
<tr class="separator:a26288260ff02a73f2445aa537a0724e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e7fa3a4ead3271066194c3811c3227"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a96e7fa3a4ead3271066194c3811c3227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73863c0057a254d7d07bf79b0075c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa73863c0057a254d7d07bf79b0075c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36cd531fad90afbcb6b9261f3b0e067"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae36cd531fad90afbcb6b9261f3b0e067">ECX</a></td></tr>
<tr class="separator:ae36cd531fad90afbcb6b9261f3b0e067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab755317ce7bda5a9aa793882341d5365"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac4e51594be7ff3d41829befbb3821fd6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a666f22fc62824c1540f3b417d8e24edd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a666f22fc62824c1540f3b417d8e24edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d298.html#a666f22fc62824c1540f3b417d8e24edd">More...</a><br /></td></tr>
<tr class="separator:a666f22fc62824c1540f3b417d8e24edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf35d9514f8551570514b1c8a4550b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:aaf35d9514f8551570514b1c8a4550b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d298.html#aaf35d9514f8551570514b1c8a4550b0b">More...</a><br /></td></tr>
<tr class="separator:aaf35d9514f8551570514b1c8a4550b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e96a23674accbc2f4a5bd881ca0fde3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a6e96a23674accbc2f4a5bd881ca0fde3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d298.html#a6e96a23674accbc2f4a5bd881ca0fde3">More...</a><br /></td></tr>
<tr class="separator:a6e96a23674accbc2f4a5bd881ca0fde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dafa5234efe7b53fdf43d5aef79e4f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a9dafa5234efe7b53fdf43d5aef79e4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d298.html#a9dafa5234efe7b53fdf43d5aef79e4f5">More...</a><br /></td></tr>
<tr class="separator:a9dafa5234efe7b53fdf43d5aef79e4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0ed785b72adbc3ec87196430ff8d62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a5e0ed785b72adbc3ec87196430ff8d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d298.html#a5e0ed785b72adbc3ec87196430ff8d62">More...</a><br /></td></tr>
<tr class="separator:a5e0ed785b72adbc3ec87196430ff8d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63607d381347d176ff413225f9529d63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a63607d381347d176ff413225f9529d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dab/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d262_1_1_0d298.html#a63607d381347d176ff413225f9529d63">More...</a><br /></td></tr>
<tr class="separator:a63607d381347d176ff413225f9529d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e51594be7ff3d41829befbb3821fd6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac4e51594be7ff3d41829befbb3821fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2cd6ef9216cefbd465067966584973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:add2cd6ef9216cefbd465067966584973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab755317ce7bda5a9aa793882341d5365"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab755317ce7bda5a9aa793882341d5365">EDX</a></td></tr>
<tr class="separator:ab755317ce7bda5a9aa793882341d5365"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0735e31f175443ce387c4c3ac7367d8b">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7a4daed78ad56907e7db664f3a4a5220">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae36cd531fad90afbcb6b9261f3b0e067">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab755317ce7bda5a9aa793882341d5365">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a0735e31f175443ce387c4c3ac7367d8b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0735e31f175443ce387c4c3ac7367d8b">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@254 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a7a4daed78ad56907e7db664f3a4a5220"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7a4daed78ad56907e7db664f3a4a5220">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@259 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ab755317ce7bda5a9aa793882341d5365"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab755317ce7bda5a9aa793882341d5365">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@262 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae36cd531fad90afbcb6b9261f3b0e067"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae36cd531fad90afbcb6b9261f3b0e067">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@261 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0735e31f175443ce387c4c3ac7367d8b">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7a4daed78ad56907e7db664f3a4a5220">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae36cd531fad90afbcb6b9261f3b0e067">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab755317ce7bda5a9aa793882341d5365">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a0735e31f175443ce387c4c3ac7367d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0735e31f175443ce387c4c3ac7367d8b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a7a4daed78ad56907e7db664f3a4a5220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4daed78ad56907e7db664f3a4a5220">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae36cd531fad90afbcb6b9261f3b0e067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36cd531fad90afbcb6b9261f3b0e067">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ab755317ce7bda5a9aa793882341d5365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab755317ce7bda5a9aa793882341d5365">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
