/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 48 256 216 272)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 20 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 0 272 48 288))
)
(pin
	(input)
	(rect 48 304 216 320)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "ack" (rect 5 0 23 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 0 320 48 336))
)
(pin
	(output)
	(rect 496 272 672 288)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "data_out[7..0]" (rect 90 0 158 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 496 256 672 272)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "clk_out" (rect 90 0 125 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 680 256 728 272))
)
(symbol
	(rect 232 264 264 280)
	(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
	(text "inst2" (rect 3 5 26 17)(font "Arial" )(invisible))
	(port
		(pt 16 16)
		(output)
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(line (pt 16 16)(pt 16 8))
	)
	(drawing
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 288 232 464 344)
	(text "FPGA2AR9331" (rect 5 0 79 12)(font "Arial" ))
	(text "inst" (rect 8 96 25 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst_n" (rect 0 0 24 12)(font "Arial" ))
		(text "rst_n" (rect 21 43 45 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "en" (rect 0 0 11 12)(font "Arial" ))
		(text "en" (rect 21 59 32 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "ack" (rect 0 0 17 12)(font "Arial" ))
		(text "ack" (rect 21 75 38 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 176 32)
		(output)
		(text "clk_out" (rect 0 0 35 12)(font "Arial" ))
		(text "clk_out" (rect 126 27 161 39)(font "Arial" ))
		(line (pt 176 32)(pt 160 32))
	)
	(port
		(pt 176 48)
		(output)
		(text "data_out[7..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "data_out[7..0]" (rect 98 43 166 55)(font "Arial" ))
		(line (pt 176 48)(pt 160 48)(line_width 3))
	)
	(parameter
		"IDLE"
		"00000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"SEND_START"
		"00001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"SEND_ING_1"
		"00010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"SEND_ING_2"
		"00011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"SEND_END"
		"00100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"DELAY_1"
		"00101"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"DELAY_2"
		"00110"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 160 96))
	)
	(annotation_block (parameter)(rect 464 120 672 232))
)
(connector
	(pt 288 296)
	(pt 264 296)
)
(connector
	(pt 264 296)
	(pt 264 280)
)
(connector
	(pt 288 280)
	(pt 264 280)
)
(connector
	(pt 264 280)
	(pt 248 280)
)
(connector
	(pt 288 264)
	(pt 216 264)
)
(connector
	(pt 288 312)
	(pt 216 312)
)
(connector
	(pt 496 264)
	(pt 464 264)
)
(connector
	(pt 464 280)
	(pt 496 280)
	(bus)
)
(junction (pt 264 280))
