{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604392402059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604392402059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:33:21 2020 " "Processing started: Tue Nov 03 15:33:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604392402059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604392402059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile_32x32bit -c RegisterFile_32x32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604392402059 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604392402635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/refile_cell_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/refile_cell_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 refile_cell_32bit " "Found entity 1: refile_cell_32bit" {  } { { "../RegsisterFile_32x32bit2/refile_cell_32bit.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604392402678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604392402678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/refile_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/refile_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 refile_cell " "Found entity 1: refile_cell" {  } { { "../RegsisterFile_32x32bit2/refile_cell.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604392402680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604392402680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/decoder5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/decoder5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5bit " "Found entity 1: decoder5bit" {  } { { "../RegsisterFile_32x32bit2/decoder5bit.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/decoder5bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604392402682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604392402682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/d_ff_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/d_ff_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_ver2 " "Found entity 1: D_FF_ver2" {  } { { "../RegsisterFile_32x32bit2/D_FF_ver2.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/D_FF_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604392402684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604392402684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/regsisterfile_32x32bit2/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/regsisterfile_32x32bit2/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../RegsisterFile_32x32bit2/D_FF.v" "" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604392402686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604392402686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_32x32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_32x32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_32x32bit " "Found entity 1: RegisterFile_32x32bit" {  } { { "RegisterFile_32x32bit.v" "" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604392402688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604392402688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile_32x32bit " "Elaborating entity \"RegisterFile_32x32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604392402720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5bit decoder5bit:inst0 " "Elaborating entity \"decoder5bit\" for hierarchy \"decoder5bit:inst0\"" {  } { { "RegisterFile_32x32bit.v" "inst0" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604392402725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refile_cell_32bit refile_cell_32bit:inst3\[0\] " "Elaborating entity \"refile_cell_32bit\" for hierarchy \"refile_cell_32bit:inst3\[0\]\"" {  } { { "RegisterFile_32x32bit.v" "inst3\[0\]" { Text "F:/VerilogHDL/RegisterFile_32x32bit/RegisterFile_32x32bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604392402729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refile_cell refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\] " "Elaborating entity \"refile_cell\" for hierarchy \"refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\]\"" {  } { { "../RegsisterFile_32x32bit2/refile_cell_32bit.v" "inst\[0\]" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604392402731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\]\|D_FF:inst3 " "Elaborating entity \"D_FF\" for hierarchy \"refile_cell_32bit:inst3\[0\]\|refile_cell:inst\[0\]\|D_FF:inst3\"" {  } { { "../RegsisterFile_32x32bit2/refile_cell.v" "inst3" { Text "F:/VerilogHDL/RegsisterFile_32x32bit2/refile_cell.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604392402733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604392410657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604392410657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2606 " "Implemented 2606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604392410912 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604392410912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2491 " "Implemented 2491 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604392410912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604392410912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604392410983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 15:33:30 2020 " "Processing ended: Tue Nov 03 15:33:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604392410983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604392410983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604392410983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604392410983 ""}
