sys = {
    cores = {
        cortex = {
            cores = 64;
            dcache = "l1d";
            icache = "l1i";
            type = "Timing";
        };
    };

    caches = {
        l1d = {
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            caches = 64;
            latency = 4;
            size = 32768; # 32KB
        };

        l1i = {
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            caches = 64;
            latency = 3;
            size = 32768; # 32KB
        };

        l2 = {
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            caches = 1;
            banks = 64;
            latency = 23;
            children = "l1i|l1d";    // interleave

            repl = {
                type = "LRU";
            };
            size = 33554432; # 32MiB
        };
        l3 = {
	    type = "Hybrid";
            array = {
                type = "SetAssoc";
                ways = 32;
            };
            caches = 1;
            banks = 64;
            latency = 25;
            children = "l2";    // interleave

            repl = {
                type = "NMRU";
            };
            size = 67108864; # 64MiB
        };
    };

    frequency = 2000; # from /proc/cpuinfo
    lineSize = 64;

    mem = {
        controllers = 1;
        type = "Simple";
    };
};

sim = {
    printHierarchy = true;
};

process0 = {
    command = "ls .";
};
