<stg><name>fir</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %acc_V = mul i16 %x_read, i16 53

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %acc_V = mul i16 %x_read, i16 53

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %acc_V = mul i16 %x_read, i16 53

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %acc_V = mul i16 %x_read, i16 53

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln14 = br void

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln14, void %.split, i4 10, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln14 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln14 = br i1 %icmp_ln14, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:0 %add_ln14 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
.split:1 %i_cast1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
.split:3 %zext_ln15 = zext i4 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %shift_reg_V_addr = getelementptr i16 %shift_reg_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
.split:6 %shift_reg_V_load = load i4 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %c_addr = getelementptr i10 %c, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="4">
<![CDATA[
.split:9 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %shift_reg_V_addr_1 = getelementptr i16 %shift_reg_V, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
.split:6 %shift_reg_V_load = load i4 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.split:7 %store_ln15 = store i16 %shift_reg_V_load, i4 %shift_reg_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="4">
<![CDATA[
.split:9 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="10">
<![CDATA[
.split:10 %sext_ln691 = sext i10 %c_load

]]></Node>
<StgValue><ssdm name="sext_ln691"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:11 %mul_ln691 = mul i16 %shift_reg_V_load, i16 %sext_ln691

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %acc_V_1 = phi i16 %acc_V_2, void %.split, i16 %acc_V, void

]]></Node>
<StgValue><ssdm name="acc_V_1"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:11 %mul_ln691 = mul i16 %shift_reg_V_load, i16 %sext_ln691

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:11 %mul_ln691 = mul i16 %shift_reg_V_load, i16 %sext_ln691

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:12 %acc_V_2 = add i16 %mul_ln691, i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="acc_V_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:12 %acc_V_2 = add i16 %mul_ln691, i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="acc_V_2"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.split:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0 %write_ln18 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="write_ln18"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
:1 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="70" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="71" name="shift_reg_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i16" to="x_read" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="x" to="x_read" fromId="70" toId="11">
</dataflow>
<dataflow id="76" from="x_read" to="acc_V" fromId="11" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="acc_V" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="x_read" to="acc_V" fromId="11" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_77" to="acc_V" fromId="77" toId="13">
</dataflow>
<dataflow id="81" from="x_read" to="acc_V" fromId="11" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_77" to="acc_V" fromId="77" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="empty_1" to="spectopmodule_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="y" to="specbitsmap_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="y" to="specinterface_ln0" fromId="69" toId="17">
</dataflow>
<dataflow id="94" from="empty" to="specinterface_ln0" fromId="93" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="18">
</dataflow>
<dataflow id="112" from="x" to="specbitsmap_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="19">
</dataflow>
<dataflow id="114" from="x" to="specinterface_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="93" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="19">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="130" from="x_read" to="acc_V" fromId="11" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_77" to="acc_V" fromId="77" toId="20">
</dataflow>
<dataflow id="132" from="add_ln14" to="i" fromId="25" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln0" to="i" fromId="46" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_134" to="i" fromId="134" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln14" to="i" fromId="21" toId="22">
</dataflow>
<dataflow id="137" from="i" to="icmp_ln14" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln14" fromId="138" toId="23">
</dataflow>
<dataflow id="140" from="icmp_ln14" to="br_ln14" fromId="23" toId="24">
</dataflow>
<dataflow id="141" from="i" to="add_ln14" fromId="22" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_142" to="add_ln14" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="i" to="i_cast1" fromId="22" toId="26">
</dataflow>
<dataflow id="145" from="add_ln14" to="zext_ln15" fromId="25" toId="27">
</dataflow>
<dataflow id="146" from="shift_reg_V" to="shift_reg_V_addr" fromId="71" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_147" to="shift_reg_V_addr" fromId="147" toId="28">
</dataflow>
<dataflow id="149" from="zext_ln15" to="shift_reg_V_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="150" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="28" toId="29">
</dataflow>
<dataflow id="151" from="c" to="c_addr" fromId="72" toId="30">
</dataflow>
<dataflow id="152" from="StgValue_147" to="c_addr" fromId="147" toId="30">
</dataflow>
<dataflow id="153" from="i_cast1" to="c_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="154" from="c_addr" to="c_load" fromId="30" toId="31">
</dataflow>
<dataflow id="155" from="shift_reg_V" to="shift_reg_V_addr_1" fromId="71" toId="32">
</dataflow>
<dataflow id="156" from="StgValue_147" to="shift_reg_V_addr_1" fromId="147" toId="32">
</dataflow>
<dataflow id="157" from="i_cast1" to="shift_reg_V_addr_1" fromId="26" toId="32">
</dataflow>
<dataflow id="158" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="28" toId="33">
</dataflow>
<dataflow id="159" from="shift_reg_V_load" to="store_ln15" fromId="33" toId="34">
</dataflow>
<dataflow id="160" from="shift_reg_V_addr_1" to="store_ln15" fromId="32" toId="34">
</dataflow>
<dataflow id="161" from="c_addr" to="c_load" fromId="30" toId="35">
</dataflow>
<dataflow id="162" from="c_load" to="sext_ln691" fromId="35" toId="36">
</dataflow>
<dataflow id="163" from="shift_reg_V_load" to="mul_ln691" fromId="33" toId="37">
</dataflow>
<dataflow id="164" from="sext_ln691" to="mul_ln691" fromId="36" toId="37">
</dataflow>
<dataflow id="165" from="acc_V_2" to="acc_V_1" fromId="45" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln0" to="acc_V_1" fromId="46" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="167" from="acc_V" to="acc_V_1" fromId="20" toId="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="br_ln14" to="acc_V_1" fromId="21" toId="38">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="169" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specpipeline_ln0" fromId="174" toId="39">
</dataflow>
<dataflow id="176" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="39">
</dataflow>
<dataflow id="178" from="p_str" to="specpipeline_ln0" fromId="177" toId="39">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="179" toId="40">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty" fromId="181" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty" fromId="181" toId="40">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty" fromId="181" toId="40">
</dataflow>
<dataflow id="185" from="shift_reg_V_load" to="mul_ln691" fromId="33" toId="41">
</dataflow>
<dataflow id="186" from="sext_ln691" to="mul_ln691" fromId="36" toId="41">
</dataflow>
<dataflow id="187" from="shift_reg_V_load" to="mul_ln691" fromId="33" toId="42">
</dataflow>
<dataflow id="188" from="sext_ln691" to="mul_ln691" fromId="36" toId="42">
</dataflow>
<dataflow id="189" from="mul_ln691" to="acc_V_2" fromId="42" toId="43">
</dataflow>
<dataflow id="190" from="acc_V_1" to="acc_V_2" fromId="38" toId="43">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="191" toId="44">
</dataflow>
<dataflow id="194" from="empty_2" to="specloopname_ln9" fromId="193" toId="44">
</dataflow>
<dataflow id="195" from="mul_ln691" to="acc_V_2" fromId="42" toId="45">
</dataflow>
<dataflow id="196" from="acc_V_1" to="acc_V_2" fromId="38" toId="45">
</dataflow>
<dataflow id="198" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln18" fromId="197" toId="47">
</dataflow>
<dataflow id="199" from="y" to="write_ln18" fromId="69" toId="47">
</dataflow>
<dataflow id="200" from="acc_V_1" to="write_ln18" fromId="38" toId="47">
</dataflow>
<dataflow id="201" from="icmp_ln14" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="202" from="icmp_ln14" to="StgValue_6" fromId="23" toId="6">
</dataflow>
<dataflow id="203" from="icmp_ln14" to="StgValue_7" fromId="23" toId="7">
</dataflow>
<dataflow id="204" from="icmp_ln14" to="StgValue_8" fromId="23" toId="8">
</dataflow>
<dataflow id="205" from="icmp_ln14" to="StgValue_9" fromId="23" toId="9">
</dataflow>
</dataflows>


</stg>
