// Seed: 3189268466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_25(
      id_17
  );
  wire id_26 = id_17;
  always_latch id_1 = id_3;
  module_0(
      id_7
  );
  wire id_27;
  wire id_28, id_29;
  wire id_30, id_31;
  assign id_24 = 1;
  wire id_32 = 'b0;
  wire id_33;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
  module_0(
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_11,
      id_8,
      id_10,
      id_1,
      id_1,
      id_8,
      id_8,
      id_13,
      id_7,
      id_8,
      id_7,
      id_7,
      id_9,
      id_10,
      id_1,
      id_11
  );
  wire id_14;
  nor (id_11, id_10, id_1, id_9, id_13, id_12, id_7, id_5, id_4, id_8);
endmodule
