vcs -full64 -sverilog str_test.sv
./simv