Fitter report for fpga1
Tue Oct 22 10:34:44 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Device Options
  6. Input Pins
  7. Output Pins
  8. All Package Pins
  9. Global & Other Fast Signals
 10. Cascade Chains
 11. Non-Global High Fan-Out Signals
 12. LAB
 13. Local Routing Interconnect
 14. LAB External Interconnect
 15. Row Interconnect
 16. LAB Column Interconnect
 17. LAB Column Interconnect
 18. Fitter Resource Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pin-Out File
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+-----------------------+-----------------------------------------------+
; Fitter Status         ; Successful - Tue Oct 22 10:34:44 2013         ;
; Quartus II Version    ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ;
; Revision Name         ; fpga1                                         ;
; Top-level Entity Name ; exo2                                          ;
; Family                ; FLEX10K                                       ;
; Device                ; EPF10K10LC84-3                                ;
; Timing Models         ; Final                                         ;
; Total logic elements  ; 20 / 576 ( 3 % )                              ;
; Total pins            ; 14 / 59 ( 24 % )                              ;
; Total memory bits     ; 0 / 6,144 ( 0 % )                             ;
+-----------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                      ;
+------------------------------------------------------------+--------------------+--------------------+
; Option                                                     ; Setting            ; Default Value      ;
+------------------------------------------------------------+--------------------+--------------------+
; Device                                                     ; EPF10K10LC84-3     ;                    ;
; Fitter Effort                                              ; Standard Fit       ; Auto Fit           ;
; Use smart compilation                                      ; Off                ; Off                ;
; Use TimeQuest Timing Analyzer                              ; Off                ; Off                ;
; Router Timing Optimization Level                           ; Normal             ; Normal             ;
; Placement Effort Multiplier                                ; 1.0                ; 1.0                ;
; Router Effort Multiplier                                   ; 1.0                ; 1.0                ;
; Optimize Timing                                            ; Normal compilation ; Normal compilation ;
; Optimize Timing for ECOs                                   ; Off                ; Off                ;
; Regenerate full fit report during ECO compiles             ; Off                ; Off                ;
; Optimize IOC Register Placement for Timing                 ; On                 ; On                 ;
; Limit to One Fitting Attempt                               ; Off                ; Off                ;
; Final Placement Optimizations                              ; Automatically      ; Automatically      ;
; Fitter Aggressive Routability Optimizations                ; Automatically      ; Automatically      ;
; Fitter Initial Placement Seed                              ; 1                  ; 1                  ;
; Slow Slew Rate                                             ; Off                ; Off                ;
; Auto Global Memory Control Signals                         ; Off                ; Off                ;
; Logic Cell Insertion - Individual Logic Cells              ; On                 ; On                 ;
; Logic Cell Insertion - I/Os Fed By Carry or Cascade Chains ; On                 ; On                 ;
; Auto Global Clock                                          ; On                 ; On                 ;
; Auto Global Output Enable                                  ; On                 ; On                 ;
; Auto Global Register Control Signals                       ; On                 ; On                 ;
; Force Fitter to Avoid Periphery Placement Warnings         ; Off                ; Off                ;
+------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; nWS, nRS, nCS, CS                            ; Unreserved               ;
; RDYnBUSY                                     ; Unreserved               ;
; Data[7..1]                                   ; Unreserved               ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                           ;
+------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+---------------+--------------+
; Name ; Pin # ; Row ; Col. ; Fan-Out ; Global ; I/O Register ; Use Local Routing Input ; Power Up High ; Single-Pin CE ; I/O Standard ;
+------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+---------------+--------------+
; X[1] ; 1     ; --  ; --   ; 3       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; X[3] ; 2     ; --  ; --   ; 5       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; X[2] ; 43    ; --  ; --   ; 3       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; Y[0] ; 16    ;  A  ; --   ; 1       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; Y[3] ; 84    ; --  ; --   ; 7       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; Y[2] ; 44    ; --  ; --   ; 5       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; Y[1] ; 42    ; --  ; --   ; 5       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; X[0] ; 17    ;  A  ; --   ; 1       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
; Re   ; 18    ;  A  ; --   ; 3       ; no     ; no           ; no                      ; no            ; no            ; TTL          ;
+------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                      ;
+------+-------+-----+------+--------------+--------------------------+---------------+----------------+---------------+---------------+------------+---------------+--------------+
; Name ; Pin # ; Row ; Col. ; I/O Register ; Use Local Routing Output ; Power Up High ; Slow Slew Rate ; Single-Pin OE ; Single-Pin CE ; Open Drain ; TRI Primitive ; I/O Standard ;
+------+-------+-----+------+--------------+--------------------------+---------------+----------------+---------------+---------------+------------+---------------+--------------+
; Rs   ; 71    ;  A  ; --   ; no           ; no                       ; no            ; no             ; no            ; no            ; no         ; no            ; TTL          ;
; S[3] ; 73    ;  A  ; --   ; no           ; no                       ; no            ; no             ; no            ; no            ; no         ; no            ; TTL          ;
; S[2] ; 72    ;  A  ; --   ; no           ; no                       ; no            ; no             ; no            ; no            ; no         ; no            ; TTL          ;
; S[1] ; 69    ;  A  ; --   ; no           ; no                       ; no            ; no             ; no            ; no            ; no         ; no            ; TTL          ;
; S[0] ; 70    ;  A  ; --   ; no           ; no                       ; no            ; no             ; no            ; no            ; no         ; no            ; TTL          ;
+------+-------+-----+------+--------------+--------------------------+---------------+----------------+---------------+---------------+------------+---------------+--------------+


+-----------------------------------+
; All Package Pins                  ;
+-------+------------+--------------+
; Pin # ; Usage      ; I/O Standard ;
+-------+------------+--------------+
; 1     ; X[1]       ; TTL          ;
; 2     ; X[3]       ; TTL          ;
; 3     ; GND*       ;              ;
; 4     ; VCC_INT    ;              ;
; 5     ; GND*       ;              ;
; 6     ; GND*       ;              ;
; 7     ; GND*       ;              ;
; 8     ; GND*       ;              ;
; 9     ; GND*       ;              ;
; 10    ; GND*       ;              ;
; 11    ; GND*       ;              ;
; 12    ; ^DATA0     ;              ;
; 13    ; ^DCLK      ;              ;
; 14    ; ^nCE       ;              ;
; 15    ; #TDI       ;              ;
; 16    ; Y[0]       ; TTL          ;
; 17    ; X[0]       ; TTL          ;
; 18    ; Re         ; TTL          ;
; 19    ; GND*       ;              ;
; 20    ; VCC_INT    ;              ;
; 21    ; GND*       ;              ;
; 22    ; GND*       ;              ;
; 23    ; GND*       ;              ;
; 24    ; GND*       ;              ;
; 25    ; GND*       ;              ;
; 26    ; GND_INT    ;              ;
; 27    ; GND*       ;              ;
; 28    ; GND*       ;              ;
; 29    ; GND*       ;              ;
; 30    ; GND*       ;              ;
; 31    ; ^MSEL0     ;              ;
; 32    ; ^MSEL1     ;              ;
; 33    ; VCC_INT    ;              ;
; 34    ; ^nCONFIG   ;              ;
; 35    ; GND*       ;              ;
; 36    ; GND*       ;              ;
; 37    ; GND*       ;              ;
; 38    ; GND*       ;              ;
; 39    ; GND*       ;              ;
; 40    ; VCC_INT    ;              ;
; 41    ; GND_INT    ;              ;
; 42    ; Y[1]       ; TTL          ;
; 43    ; X[2]       ; TTL          ;
; 44    ; Y[2]       ; TTL          ;
; 45    ; VCC_INT    ;              ;
; 46    ; GND_INT    ;              ;
; 47    ; GND*       ;              ;
; 48    ; GND*       ;              ;
; 49    ; GND*       ;              ;
; 50    ; GND*       ;              ;
; 51    ; GND*       ;              ;
; 52    ; GND*       ;              ;
; 53    ; GND*       ;              ;
; 54    ; GND*       ;              ;
; 55    ; ^nSTATUS   ;              ;
; 56    ; #TRST      ;              ;
; 57    ; #TMS       ;              ;
; 58    ; GND*       ;              ;
; 59    ; GND*       ;              ;
; 60    ; GND*       ;              ;
; 61    ; GND*       ;              ;
; 62    ; GND*       ;              ;
; 63    ; VCC_INT    ;              ;
; 64    ; GND*       ;              ;
; 65    ; GND*       ;              ;
; 66    ; GND*       ;              ;
; 67    ; GND*       ;              ;
; 68    ; GND_INT    ;              ;
; 69    ; S[1]       ; TTL          ;
; 70    ; S[0]       ; TTL          ;
; 71    ; Rs         ; TTL          ;
; 72    ; S[2]       ; TTL          ;
; 73    ; S[3]       ; TTL          ;
; 74    ; #TDO       ;              ;
; 75    ; ^nCEO      ;              ;
; 76    ; ^CONF_DONE ;              ;
; 77    ; #TCK       ;              ;
; 78    ; GND*       ;              ;
; 79    ; GND*       ;              ;
; 80    ; GND*       ;              ;
; 81    ; GND*       ;              ;
; 82    ; GND_INT    ;              ;
; 83    ; GND*       ;              ;
; 84    ; Y[3]       ; TTL          ;
+-------+------------+--------------+


+---------------------------------+
; Global & Other Fast Signals     ;
+------+-------+---------+--------+
; Name ; Pin # ; Fan-Out ; Global ;
+------+-------+---------+--------+
; X[1] ; 1     ; 3       ; no     ;
; X[3] ; 2     ; 5       ; no     ;
; X[2] ; 43    ; 3       ; no     ;
; Y[3] ; 84    ; 7       ; no     ;
; Y[2] ; 44    ; 5       ; no     ;
; Y[1] ; 42    ; 5       ; no     ;
+------+-------+---------+--------+


+----------------+
; Cascade Chains ;
+--------+-------+
; Length ; Count ;
+--------+-------+
; 2      ; 2     ;
+--------+-------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------------------+---------+
; Name                  ; Fan-Out ;
+-----------------------+---------+
; Y[3]                  ; 7       ;
; tri4:inst1|2~1        ; 5       ;
; X[3]                  ; 5       ;
; Y[1]                  ; 5       ;
; Y[2]                  ; 5       ;
; tri4:inst2|1~1        ; 4       ;
; tri4:inst1|1~1        ; 4       ;
; tri4:inst2|2~1        ; 4       ;
; X[1]                  ; 3       ;
; Add4:inst16|2~0       ; 3       ;
; X[2]                  ; 3       ;
; Add4:inst|18~0        ; 3       ;
; Re                    ; 3       ;
; tri4:inst1|3~1        ; 3       ;
; Add4:inst|44~1        ; 2       ;
; Add4:inst|1~10        ; 2       ;
; Add4:inst|43~0        ; 2       ;
; Add4:inst|51~9        ; 2       ;
; Add4:inst16|40~1      ; 2       ;
; Add4:inst|24~0        ; 2       ;
; tri4:inst2|3~1        ; 2       ;
; Add4:inst|51~8        ; 1       ;
; X[0]                  ; 1       ;
; sel4:inst20|inst[3]~3 ; 1       ;
; Add4:inst|1~9         ; 1       ;
; sel4:inst20|inst[1]~5 ; 1       ;
; Y[0]                  ; 1       ;
; Add4:inst|42~1        ; 1       ;
; sel4:inst20|inst[2]~4 ; 1       ;
+-----------------------+---------+


+-------------------------------------------+
; LAB                                       ;
+--------------------------+----------------+
; Number of Logic Elements ; Number of LABs ;
+--------------------------+----------------+
; 0                        ; 66             ;
; 1                        ; 3              ;
; 2                        ; 0              ;
; 3                        ; 0              ;
; 4                        ; 1              ;
; 5                        ; 1              ;
; 6                        ; 0              ;
; 7                        ; 0              ;
; 8                        ; 1              ;
+--------------------------+----------------+


+----------------------------------------------+
; Local Routing Interconnect                   ;
+-----------------------------+----------------+
; Local Routing Interconnects ; Number of LABs ;
+-----------------------------+----------------+
; 0                           ; 69             ;
; 1                           ; 1              ;
; 2                           ; 1              ;
; 3                           ; 0              ;
; 4                           ; 1              ;
+-----------------------------+----------------+


+---------------------------------------------+
; LAB External Interconnect                   ;
+----------------------------+----------------+
; LAB External Interconnects ; Number of LABs ;
+----------------------------+----------------+
; 0                          ; 66             ;
; 1                          ; 0              ;
; 2                          ; 0              ;
; 3                          ; 2              ;
; 4                          ; 1              ;
; 5                          ; 0              ;
; 6                          ; 0              ;
; 7                          ; 0              ;
; 8                          ; 1              ;
; 9                          ; 1              ;
; 10                         ; 1              ;
+----------------------------+----------------+


+----------------------------------------------------------------------------------------+
; Row Interconnect                                                                       ;
+-------+-------------------+-----------------------------+------------------------------+
; Row   ; Interconnect Used ; Left Half Interconnect Used ; Right Half Interconnect Used ;
+-------+-------------------+-----------------------------+------------------------------+
;  A    ;  5 / 96 ( 5 % )   ;  0 / 48 ( 0 % )             ;  13 / 48 ( 27 % )            ;
;  B    ;  0 / 96 ( 0 % )   ;  0 / 48 ( 0 % )             ;  0 / 48 ( 0 % )              ;
;  C    ;  0 / 96 ( 0 % )   ;  0 / 48 ( 0 % )             ;  0 / 48 ( 0 % )              ;
; Total ;  5 / 288 ( 2 % )  ;  0 / 144 ( 0 % )            ;  13 / 144 ( 9 % )            ;
+-------+-------------------+-----------------------------+------------------------------+


+---------------------------+
; LAB Column Interconnect   ;
+-------+-------------------+
; Col.  ; Interconnect Used ;
+-------+-------------------+
; 1     ;  0 / 24 ( 0 % )   ;
; 2     ;  0 / 24 ( 0 % )   ;
; 3     ;  0 / 24 ( 0 % )   ;
; 4     ;  0 / 24 ( 0 % )   ;
; 5     ;  0 / 24 ( 0 % )   ;
; 6     ;  0 / 24 ( 0 % )   ;
; 7     ;  0 / 24 ( 0 % )   ;
; 8     ;  0 / 24 ( 0 % )   ;
; 9     ;  0 / 24 ( 0 % )   ;
; 10    ;  0 / 24 ( 0 % )   ;
; 11    ;  0 / 24 ( 0 % )   ;
; 12    ;  0 / 24 ( 0 % )   ;
; 13    ;  0 / 24 ( 0 % )   ;
; 14    ;  0 / 24 ( 0 % )   ;
; 15    ;  0 / 24 ( 0 % )   ;
; 16    ;  0 / 24 ( 0 % )   ;
; 17    ;  0 / 24 ( 0 % )   ;
; 18    ;  0 / 24 ( 0 % )   ;
; 19    ;  0 / 24 ( 0 % )   ;
; 20    ;  0 / 24 ( 0 % )   ;
; 21    ;  0 / 24 ( 0 % )   ;
; 22    ;  0 / 24 ( 0 % )   ;
; 23    ;  0 / 24 ( 0 % )   ;
; 24    ;  0 / 24 ( 0 % )   ;
; Total ;  0 / 576 ( 0 % )  ;
+-------+-------------------+


+---------------------------+
; LAB Column Interconnect   ;
+-------+-------------------+
; Col.  ; Interconnect Used ;
+-------+-------------------+
; 1     ;  0 / 24 ( 0 % )   ;
; Total ;  0 / 24 ( 0 % )   ;
+-------+-------------------+


+-------------------------------------------------------+
; Fitter Resource Usage Summary                         ;
+-----------------------------------+-------------------+
; Resource                          ; Usage             ;
+-----------------------------------+-------------------+
; Total logic elements              ; 20 / 576 ( 3 % )  ;
; Registers                         ; 0 / 576 ( 0 % )   ;
; Logic elements in carry chains    ; 0                 ;
; User inserted logic elements      ; 0                 ;
; I/O pins                          ; 14 / 59 ( 24 % )  ;
;     -- Clock pins                 ; 3 / 2 ( 150 % )   ;
;     -- Dedicated input pins       ; 7 / 4 ( 175 % )   ;
; Global signals                    ; 0                 ;
; EABs                              ; 0 / 3 ( 0 % )     ;
; Total memory bits                 ; 0 / 6,144 ( 0 % ) ;
; Total RAM block bits              ; 0 / 6,144 ( 0 % ) ;
; Maximum fan-out node              ; Y[3]              ;
; Maximum fan-out                   ; 7                 ;
; Highest non-global fan-out signal ; Y[3]              ;
; Highest non-global fan-out        ; 7                 ;
; Total fan-out                     ; 79                ;
; Average fan-out                   ; 2.32              ;
+-----------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |exo2                      ; 20 (0)      ; 0            ; 0           ; 14   ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |exo2               ; work         ;
;    |Add4:inst16|           ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |exo2|Add4:inst16   ; work         ;
;    |Add4:inst|             ; 9 (9)       ; 0            ; 0           ; 0    ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |exo2|Add4:inst     ; work         ;
;    |sel4:inst20|           ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |exo2|sel4:inst20   ; work         ;
;    |tri4:inst1|            ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |exo2|tri4:inst1    ; work         ;
;    |tri4:inst2|            ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |exo2|tri4:inst2    ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------+
; Delay Chain Summary           ;
+------+----------+-------------+
; Name ; Pin Type ; Pad to Core ;
+------+----------+-------------+
; X[1] ; Input    ; OFF         ;
; X[3] ; Input    ; OFF         ;
; X[2] ; Input    ; OFF         ;
; Y[0] ; Input    ; OFF         ;
; Y[3] ; Input    ; OFF         ;
; Y[2] ; Input    ; OFF         ;
; Y[1] ; Input    ; OFF         ;
; X[0] ; Input    ; OFF         ;
; Re   ; Input    ; OFF         ;
; Rs   ; Output   ; OFF         ;
; S[3] ; Output   ; OFF         ;
; S[2] ; Output   ; OFF         ;
; S[1] ; Output   ; OFF         ;
; S[0] ; Output   ; OFF         ;
+------+----------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/tparc/TP2/exo2/fpga1.pin.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 22 10:34:41 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TP2 -c fpga1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EPF10K10LC84-3 for design "fpga1"
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1000 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Inserted 0 logic cells in first fitting attempt
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "clavier0" is assigned to location or region, but does not exist in design
    Warning: Node "clavier1" is assigned to location or region, but does not exist in design
    Warning: Node "clavier2" is assigned to location or region, but does not exist in design
    Warning: Node "clavier3" is assigned to location or region, but does not exist in design
    Warning: Node "cle0" is assigned to location or region, but does not exist in design
    Warning: Node "cle1" is assigned to location or region, but does not exist in design
    Warning: Node "cle2" is assigned to location or region, but does not exist in design
    Warning: Node "cle3" is assigned to location or region, but does not exist in design
    Warning: Node "cle4" is assigned to location or region, but does not exist in design
    Warning: Node "cle5" is assigned to location or region, but does not exist in design
    Warning: Node "cle6" is assigned to location or region, but does not exist in design
    Warning: Node "cle7" is assigned to location or region, but does not exist in design
    Warning: Node "poussoir0" is assigned to location or region, but does not exist in design
    Warning: Node "poussoir1" is assigned to location or region, but does not exist in design
    Warning: Node "poussoir2" is assigned to location or region, but does not exist in design
    Warning: Node "sortie0" is assigned to location or region, but does not exist in design
    Warning: Node "sortie1" is assigned to location or region, but does not exist in design
    Warning: Node "sortie10" is assigned to location or region, but does not exist in design
    Warning: Node "sortie11" is assigned to location or region, but does not exist in design
    Warning: Node "sortie12" is assigned to location or region, but does not exist in design
    Warning: Node "sortie13" is assigned to location or region, but does not exist in design
    Warning: Node "sortie14" is assigned to location or region, but does not exist in design
    Warning: Node "sortie15" is assigned to location or region, but does not exist in design
    Warning: Node "sortie2" is assigned to location or region, but does not exist in design
    Warning: Node "sortie3" is assigned to location or region, but does not exist in design
    Warning: Node "sortie4" is assigned to location or region, but does not exist in design
    Warning: Node "sortie5" is assigned to location or region, but does not exist in design
    Warning: Node "sortie6" is assigned to location or region, but does not exist in design
    Warning: Node "sortie7" is assigned to location or region, but does not exist in design
    Warning: Node "sortie8" is assigned to location or region, but does not exist in design
    Warning: Node "sortie9" is assigned to location or region, but does not exist in design
Info: Started fitting attempt 1 on Tue Oct 22 2013 at 10:34:44
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Quartus II Fitter was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Tue Oct 22 10:34:44 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


