#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct  2 15:40:59 2024
# Process ID: 10584
# Current directory: U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1
# Command line: vivado.exe -log JTEG_Test_File.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source JTEG_Test_File.tcl -notrace
# Log file: U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File.vdi
# Journal file: U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1\vivado.jou
# Running On: ECEB-4022-03, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 33554 MB
#-----------------------------------------------------------
source JTEG_Test_File.tcl -notrace
Command: link_design -top JTEG_Test_File -part xc7a75tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/ECE437/Midterm/Midterm.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_sample12'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1490.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_sample12 UUID: 9519c717-4c8d-54cd-9dd6-10fccd54d6d8 
Parsing XDC File [u:/Desktop/ECE437/Midterm/Midterm.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_sample12/inst'
Finished Parsing XDC File [u:/Desktop/ECE437/Midterm/Midterm.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_sample12/inst'
Parsing XDC File [u:/Desktop/ECE437/Midterm/Midterm.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_sample12/inst'
Finished Parsing XDC File [u:/Desktop/ECE437/Midterm/Midterm.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_sample12/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1623.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1623.949 ; gain = 555.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1650.902 ; gain = 26.953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9306458b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.688 ; gain = 554.785

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = aa1870f0e083fd8d.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [u:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/.Xil/Vivado-10584-ECEB-4022-03/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2574.191 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: b45ea62b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter I2C_Test1/I2C_read/data_out1_carry__1_i_4 into driver instance I2C_Test1/I2C_read/data_out1_carry__1_i_9, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter I2C_Test1/hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1 into driver instance I2C_Test1/hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 102990ffb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996
INFO: [Opt 31-389] Phase Retarget created 31 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 9e37bc12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 271 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: cf733dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Sweep, 884 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG_inst to drive 3706 load(s) on clock net I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 80a7d011

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 80a7d011

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 80a7d011

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.191 ; gain = 19.996
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              31  |              62  |                                             69  |
|  Constant propagation         |              46  |             271  |                                             55  |
|  Sweep                        |               1  |              77  |                                            884  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2574.191 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 61a756ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2574.191 ; gain = 19.996

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 8
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1a7f22e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2705.711 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a7f22e30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.711 ; gain = 131.520

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19bf8a060

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 2705.711 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 19bf8a060

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2705.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2705.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19bf8a060

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2705.711 ; gain = 1081.762
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file JTEG_Test_File_drc_opted.rpt -pb JTEG_Test_File_drc_opted.pb -rpx JTEG_Test_File_drc_opted.rpx
Command: report_drc -file JTEG_Test_File_drc_opted.rpt -pb JTEG_Test_File_drc_opted.pb -rpx JTEG_Test_File_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4a1ecf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2705.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1700a6cf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.498 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e74b56a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e74b56a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e74b56a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18d7ae3eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24f002adb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24f002adb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 157a50157

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 293 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 130 nets or LUTs. Breaked 0 LUT, combined 130 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2705.711 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            130  |                   130  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            130  |                   130  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16ef2d69a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: e0bc2d9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 2 Global Placement | Checksum: e0bc2d9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19694ec5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13038c5ac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e30b6737

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15173be61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e731b144

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d08bf301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 162a68b9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 162a68b9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19444ab80

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.241 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2277061ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b15219c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19444ab80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.241. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13706e9ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13706e9ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13706e9ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13706e9ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13706e9ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2705.711 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.711 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dfd6e467

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.711 ; gain = 0.000
Ending Placer Task | Checksum: 82cb6117

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file JTEG_Test_File_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file JTEG_Test_File_utilization_placed.rpt -pb JTEG_Test_File_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file JTEG_Test_File_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2705.711 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2705.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 442afcfd ConstDB: 0 ShapeSum: 3ea0641a RouteDB: 0
Post Restoration Checksum: NetGraph: e1f4b96f NumContArr: d55a70f5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1b74f2a64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2762.348 ; gain = 56.637

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b74f2a64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2768.414 ; gain = 62.703

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b74f2a64

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2768.414 ; gain = 62.703
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cb2b99d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2799.078 ; gain = 93.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.388 | TNS=0.000  | WHS=-0.151 | THS=-21.397|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000957479 %
  Global Horizontal Routing Utilization  = 0.000355215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6913
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6911
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e2f9c566

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e2f9c566

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2799.078 ; gain = 93.367
Phase 3 Initial Routing | Checksum: 14b089a51

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.620 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2008f7cfc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.620 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14796bf38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367
Phase 4 Rip-up And Reroute | Checksum: 14796bf38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14796bf38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14796bf38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367
Phase 5 Delay and Skew Optimization | Checksum: 14796bf38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186e3df7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.659 | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16e873adf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367
Phase 6 Post Hold Fix | Checksum: 16e873adf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.829656 %
  Global Horizontal Routing Utilization  = 1.01883 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16e873adf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16e873adf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 134fb5ade

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.659 | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 134fb5ade

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2799.078 ; gain = 93.367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2799.078 ; gain = 93.367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2806.840 ; gain = 7.762
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2806.840 ; gain = 7.762
INFO: [runtcl-4] Executing : report_drc -file JTEG_Test_File_drc_routed.rpt -pb JTEG_Test_File_drc_routed.pb -rpx JTEG_Test_File_drc_routed.rpx
Command: report_drc -file JTEG_Test_File_drc_routed.rpt -pb JTEG_Test_File_drc_routed.pb -rpx JTEG_Test_File_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file JTEG_Test_File_methodology_drc_routed.rpt -pb JTEG_Test_File_methodology_drc_routed.pb -rpx JTEG_Test_File_methodology_drc_routed.rpx
Command: report_methodology -file JTEG_Test_File_methodology_drc_routed.rpt -pb JTEG_Test_File_methodology_drc_routed.pb -rpx JTEG_Test_File_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file U:/Desktop/ECE437/Midterm/Midterm.runs/impl_1/JTEG_Test_File_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file JTEG_Test_File_power_routed.rpt -pb JTEG_Test_File_power_summary_routed.pb -rpx JTEG_Test_File_power_routed.rpx
Command: report_power -file JTEG_Test_File_power_routed.rpt -pb JTEG_Test_File_power_summary_routed.pb -rpx JTEG_Test_File_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file JTEG_Test_File_route_status.rpt -pb JTEG_Test_File_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file JTEG_Test_File_timing_summary_routed.rpt -pb JTEG_Test_File_timing_summary_routed.pb -rpx JTEG_Test_File_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file JTEG_Test_File_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file JTEG_Test_File_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file JTEG_Test_File_bus_skew_routed.rpt -pb JTEG_Test_File_bus_skew_routed.pb -rpx JTEG_Test_File_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 15:42:55 2024...
