// SPDX-License-Identifier: GPL-2.0

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "intel,xrx500";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "mti,interaptiv";
			clocks = <&cgu CLK_CPU>;
			reg = <0>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "mti,interaptiv";
			reg = <1>;
		};
	};

	cpu_intc: interrupt-controller {
		compatible = "mti,cpu-interrupt-controller";

		interrupt-controller;
		#interrupt-cells = <1>;
	};

	gic: gic@12320000 {
		compatible = "mti,gic";
		reg = <0x12320000 0x20000>;

		interrupt-controller;
		#interrupt-cells = <3>;
		/*
		 * Declare the interrupt-parent even though the mti,gic
		 * binding doesn't require it, such that the kernel can
		 * figure out that cpu_intc is the root interrupt
		 * controller & should be probed first.
		 */
		interrupt-parent = <&cpu_intc>;
		mti,reserved-ipi-vectors = <56 8>;
	};

	cgu: cgu@16200000 {
		compatible = "intel,grx500-cgu", "syscon";
		reg = <0x16200000 0x200>;
		#clock-cells = <1>;
	};

	asc0: serial@16600000 {
		compatible = "lantiq,asc";
		reg = <0x16600000 0x100000>;

		interrupt-parent = <&gic>;
		interrupts = <GIC_SHARED 103 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SHARED 105 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SHARED 106 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&cgu CLK_SSX4>, <&cgu GCLK_UART>;
		clock-names = "freq", "asc";
	};
};
