Timing Analyzer report for uk101
Thu Jun 03 18:50:09 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|pll|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|pll|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|pll|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|pll|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|pll|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|pll|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|pll|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|pll|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|pll|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[2]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[1]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[2]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[2]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[1]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[2]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; clk                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk }                             ;
; pll|altpll_component|pll|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[0] } ;
; pll|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[1] } ;
; pll|altpll_component|pll|clk[2] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[2] } ;
+---------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 34.69 MHz  ; 34.69 MHz       ; pll|altpll_component|pll|clk[1] ;      ;
; 73.87 MHz  ; 73.87 MHz       ; pll|altpll_component|pll|clk[0] ;      ;
; 121.46 MHz ; 121.46 MHz      ; pll|altpll_component|pll|clk[2] ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[2] ; 2.334 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 5.299 ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 6.459 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[1] ; 0.452 ; 0.000         ;
; pll|altpll_component|pll|clk[2] ; 0.452 ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 0.673 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[1] ; 9.279  ; 0.000         ;
; pll|altpll_component|pll|clk[2] ; 16.395 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[2] ; 2.788 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 9.809 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[2] ; 9.720  ; 0.000         ;
; clk                             ; 9.858  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 19.718 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 49.671 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 2.334  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -3.063     ; 4.604      ;
; 2.385  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -3.063     ; 4.553      ;
; 2.492  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -3.063     ; 4.446      ;
; 2.695  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -3.062     ; 4.244      ;
; 3.234  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -3.063     ; 3.704      ;
; 3.608  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -3.062     ; 3.331      ;
; 5.311  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.197      ; 8.934      ;
; 5.360  ; pll|altpll_component|pll|clk[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a3~porta_we_reg       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.191      ; 8.879      ;
; 5.754  ; pll|altpll_component|pll|clk[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a0~porta_we_reg       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.190      ; 8.484      ;
; 6.045  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.202      ; 8.205      ;
; 6.171  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.192      ; 8.069      ;
; 6.197  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.195      ; 8.046      ;
; 6.216  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.195      ; 8.027      ;
; 6.580  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.184      ; 7.652      ;
; 6.614  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.192      ; 7.626      ;
; 6.895  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.172      ; 7.325      ;
; 6.904  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.172      ; 7.316      ;
; 6.950  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.179      ; 7.277      ;
; 7.035  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.184      ; 7.197      ;
; 7.038  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.186      ; 7.196      ;
; 7.078  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.184      ; 7.154      ;
; 7.437  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.179      ; 6.790      ;
; 7.478  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.178      ; 6.748      ;
; 7.493  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.179      ; 6.734      ;
; 7.820  ; pll|altpll_component|pll|clk[1]    ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg                                       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.180      ; 6.408      ;
; 7.908  ; pll|altpll_component|pll|clk[1]    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.775      ; 5.868      ;
; 8.346  ; T65:CPU|MCycle[1]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 11.476     ;
; 8.436  ; T65:CPU|MCycle[2]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 11.386     ;
; 8.539  ; T65:CPU|IR[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 11.283     ;
; 8.594  ; pll|altpll_component|pll|clk[1]    ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg                                       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 4.184      ; 5.638      ;
; 8.610  ; T65:CPU|MCycle[0]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 11.212     ;
; 8.697  ; T65:CPU|IR[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.174     ; 11.130     ;
; 9.106  ; T65:CPU|IR[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 10.716     ;
; 9.116  ; T65:CPU|IR[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 10.706     ;
; 9.239  ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 11.058     ;
; 9.374  ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.923     ;
; 9.416  ; T65:CPU|DL[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 10.410     ;
; 9.453  ; T65:CPU|PC[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 10.373     ;
; 9.459  ; T65:CPU|IR[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.179     ; 10.363     ;
; 9.477  ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.820     ;
; 9.503  ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.794     ;
; 9.590  ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.254      ; 10.712     ;
; 9.930  ; T65:CPU|DL[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 9.896      ;
; 9.986  ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.311     ;
; 9.992  ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 10.304     ;
; 9.999  ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.298     ;
; 10.009 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.288     ;
; 10.020 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.277     ;
; 10.118 ; T65:CPU|PC[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 9.708      ;
; 10.121 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.176     ;
; 10.126 ; T65:CPU|PC[10]                     ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.174     ; 9.701      ;
; 10.127 ; T65:CPU|MCycle[2]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 10.169     ;
; 10.142 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 10.159     ;
; 10.155 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.142     ;
; 10.224 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.073     ;
; 10.230 ; T65:CPU|IR[4]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 10.066     ;
; 10.250 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.047     ;
; 10.252 ; T65:CPU|DL[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 10.049     ;
; 10.256 ; T65:CPU|MCycle[0]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 10.040     ;
; 10.258 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.039     ;
; 10.262 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.174     ; 9.565      ;
; 10.267 ; T65:CPU|PC[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 10.034     ;
; 10.284 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 10.013     ;
; 10.287 ; T65:CPU|DL[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 10.014     ;
; 10.325 ; T65:CPU|PC[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.976      ;
; 10.330 ; T65:CPU|PC[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.971      ;
; 10.337 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.254      ; 9.965      ;
; 10.343 ; T65:CPU|IR[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.958      ;
; 10.371 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.254      ; 9.931      ;
; 10.371 ; T65:CPU|PC[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.930      ;
; 10.381 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 9.916      ;
; 10.396 ; T65:CPU|DL[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.905      ;
; 10.406 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.243      ; 9.885      ;
; 10.541 ; T65:CPU|MCycle[2]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.243      ; 9.750      ;
; 10.621 ; T65:CPU|PC[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 9.205      ;
; 10.644 ; T65:CPU|IR[4]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.243      ; 9.647      ;
; 10.655 ; T65:CPU|DL[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 9.171      ;
; 10.668 ; T65:CPU|DL[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 9.158      ;
; 10.670 ; T65:CPU|MCycle[0]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.243      ; 9.621      ;
; 10.677 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.609      ;
; 10.684 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.602      ;
; 10.706 ; T65:CPU|PC[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 9.120      ;
; 10.746 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 9.551      ;
; 10.752 ; T65:CPU|IR[3]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 9.544      ;
; 10.756 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 9.541      ;
; 10.757 ; T65:CPU|IR[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 9.539      ;
; 10.762 ; T65:CPU|IR[1]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.248      ; 9.534      ;
; 10.768 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.518      ;
; 10.775 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.511      ;
; 10.780 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 9.517      ;
; 10.790 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 9.507      ;
; 10.825 ; T65:CPU|MCycle[1]                  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.236      ; 9.459      ;
; 10.830 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.456      ;
; 10.871 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.415      ;
; 10.878 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.238      ; 9.408      ;
; 10.889 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.412      ;
; 10.895 ; T65:CPU|DL[1]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.252      ; 9.405      ;
; 10.901 ; T65:CPU|Set_Addr_To_r[0]           ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.254      ; 9.401      ;
; 10.923 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.253      ; 9.378      ;
; 10.932 ; T65:CPU|PC[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.175     ; 8.894      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 5.299 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.602     ; 14.100     ;
; 5.311 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.602     ; 14.088     ;
; 5.314 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.603     ; 14.084     ;
; 5.500 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 13.895     ;
; 5.512 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 13.883     ;
; 5.735 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.603     ; 13.663     ;
; 5.754 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.613     ; 13.634     ;
; 5.788 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.602     ; 13.611     ;
; 5.791 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.603     ; 13.607     ;
; 5.811 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.602     ; 13.588     ;
; 5.814 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.603     ; 13.584     ;
; 5.930 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 13.481     ;
; 5.938 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 13.455     ;
; 5.950 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 13.443     ;
; 5.989 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 13.406     ;
; 6.012 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.582     ; 13.407     ;
; 6.012 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 13.383     ;
; 6.024 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.582     ; 13.395     ;
; 6.071 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 13.336     ;
; 6.079 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 13.332     ;
; 6.175 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.613     ; 13.213     ;
; 6.176 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 13.231     ;
; 6.188 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.604     ; 13.209     ;
; 6.220 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 13.191     ;
; 6.231 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.613     ; 13.157     ;
; 6.247 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 13.148     ;
; 6.254 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.613     ; 13.134     ;
; 6.321 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.604     ; 13.076     ;
; 6.324 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.605     ; 13.072     ;
; 6.338 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 13.069     ;
; 6.389 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 13.004     ;
; 6.419 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 12.992     ;
; 6.419 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 12.992     ;
; 6.422 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 12.973     ;
; 6.427 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 12.966     ;
; 6.450 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 12.943     ;
; 6.501 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.582     ; 12.918     ;
; 6.522 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 12.871     ;
; 6.524 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.582     ; 12.895     ;
; 6.556 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 12.855     ;
; 6.571 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 12.824     ;
; 6.579 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 12.832     ;
; 6.588 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 12.824     ;
; 6.657 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.602     ; 12.742     ;
; 6.720 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 12.691     ;
; 6.720 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 12.692     ;
; 6.732 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 12.680     ;
; 6.764 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.615     ; 12.622     ;
; 6.827 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 12.580     ;
; 6.827 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.610     ; 12.564     ;
; 6.850 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 12.557     ;
; 6.901 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.584     ; 12.516     ;
; 6.934 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.582     ; 12.485     ;
; 6.960 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.610     ; 12.431     ;
; 7.018 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.592     ; 12.391     ;
; 7.034 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.584     ; 12.383     ;
; 7.081 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.596     ; 12.324     ;
; 7.089 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.592     ; 12.320     ;
; 7.091 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 12.316     ;
; 7.095 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.582     ; 12.324     ;
; 7.170 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 12.223     ;
; 7.186 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.596     ; 12.219     ;
; 7.209 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 12.203     ;
; 7.227 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.596     ; 12.178     ;
; 7.232 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 12.180     ;
; 7.250 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.606     ; 12.145     ;
; 7.267 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.596     ; 12.138     ;
; 7.296 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.608     ; 12.097     ;
; 7.308 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.592     ; 12.101     ;
; 7.341 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 12.070     ;
; 7.415 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.584     ; 12.002     ;
; 7.463 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.607     ; 11.931     ;
; 7.469 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.583     ; 11.949     ;
; 7.503 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 11.909     ;
; 7.575 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.592     ; 11.834     ;
; 7.591 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.596     ; 11.814     ;
; 7.598 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.591     ; 11.812     ;
; 7.609 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.591     ; 11.801     ;
; 7.642 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.589     ; 11.770     ;
; 7.696 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 11.711     ;
; 7.712 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.595     ; 11.694     ;
; 7.733 ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.542      ; 4.810      ;
; 7.742 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.591     ; 11.668     ;
; 7.783 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 11.624     ;
; 7.837 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.594     ; 11.570     ;
; 7.840 ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.542      ; 4.703      ;
; 7.847 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.542      ; 4.696      ;
; 7.876 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.591     ; 11.534     ;
; 7.940 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.891      ; 4.999      ;
; 7.994 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[0]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.583     ; 11.424     ;
; 8.002 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.595     ; 11.404     ;
; 8.018 ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.891      ; 4.921      ;
; 8.057 ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.542      ; 4.486      ;
; 8.068 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|address_reg_a[0]           ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.195     ; 11.738     ;
; 8.094 ; bufferedUART:UART|txByteSent                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.542      ; 4.449      ;
; 8.125 ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.891      ; 4.814      ;
; 8.146 ; UK101keyboard:u9|keys[7][6]                                                                                       ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.189     ; 11.666     ;
; 8.150 ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.891      ; 4.789      ;
; 8.177 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.590     ; 11.234     ;
; 8.190 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.598     ; 11.213     ;
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 6.459  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.543     ; 12.999     ;
; 6.652  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.543     ; 12.806     ;
; 7.520  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.543     ; 11.938     ;
; 7.872  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.543     ; 11.586     ;
; 8.092  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.544     ; 11.365     ;
; 9.752  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.544     ; 9.705      ;
; 16.226 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.544     ; 3.231      ;
; 16.291 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.544     ; 3.166      ;
; 26.463 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 13.460     ;
; 26.728 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 13.195     ;
; 26.828 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 13.094     ;
; 26.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 13.032     ;
; 26.983 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 12.939     ;
; 27.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 12.803     ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 34.846 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 5.073      ;
; 35.287 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.633      ;
; 35.299 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.621      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.610 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.310      ;
; 35.737 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.183      ;
; 35.915 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 4.005      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.344 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.575      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.427      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.278      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 3.187      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.177      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.872 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.047      ;
; 36.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.028      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.452 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.604 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 3.034      ; 3.870      ;
; 0.704 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.952      ; 3.870      ;
; 0.706 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.952      ; 3.870      ;
; 0.706 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.952      ; 3.870      ;
; 0.708 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.001      ;
; 0.759 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.051      ;
; 0.762 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.053      ;
; 0.763 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.055      ;
; 0.767 ; T65:CPU|RstCycle                   ; T65:CPU|R_W_n_i                                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.060      ;
; 0.819 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.112      ;
; 0.863 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.947      ; 4.022      ;
; 0.873 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.166      ;
; 0.900 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.951      ; 4.063      ;
; 0.900 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.951      ; 4.063      ;
; 0.900 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.951      ; 4.063      ;
; 0.936 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.953      ; 4.101      ;
; 1.004 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.297      ;
; 1.011 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.304      ;
; 1.015 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.956      ; 4.183      ;
; 1.036 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.329      ;
; 1.085 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.378      ;
; 1.100 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.953      ; 4.265      ;
; 1.101 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.394      ;
; 1.120 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.406      ;
; 1.138 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.431      ;
; 1.171 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.464      ;
; 1.178 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.464      ;
; 1.178 ; T65:CPU|X[3]                       ; kbRowSel[3]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.673      ; 3.851      ;
; 1.183 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.396      ; 1.833      ;
; 1.190 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.867      ; 4.057      ;
; 1.198 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.491      ;
; 1.214 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.507      ;
; 1.248 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.252 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.545      ;
; 1.261 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.963      ; 4.436      ;
; 1.268 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.561      ;
; 1.274 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.946      ; 4.432      ;
; 1.275 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.568      ;
; 1.286 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.396      ; 1.936      ;
; 1.294 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.586      ;
; 1.326 ; T65:CPU|PC[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.619      ;
; 1.331 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.624      ;
; 1.343 ; T65:CPU|Y[0]                       ; T65:CPU|AD[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.635      ;
; 1.361 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.654      ;
; 1.366 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.660      ;
; 1.392 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.685      ;
; 1.393 ; T65:CPU|P[2]                       ; T65:CPU|BusA_r[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.685      ;
; 1.397 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.690      ;
; 1.401 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.694      ;
; 1.403 ; T65:CPU|PC[10]                     ; T65:CPU|PC[10]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.696      ;
; 1.423 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.716      ;
; 1.424 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.717      ;
; 1.428 ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.720      ;
; 1.429 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.952      ; 4.593      ;
; 1.429 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.952      ; 4.593      ;
; 1.429 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.952      ; 4.593      ;
; 1.433 ; T65:CPU|IR[4]                      ; T65:CPU|Set_Addr_To_r[1]                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.726      ;
; 1.436 ; T65:CPU|P[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.844      ; 4.280      ;
; 1.437 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.843      ; 4.280      ;
; 1.450 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.743      ;
; 1.451 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.946      ; 4.609      ;
; 1.452 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.744      ;
; 1.455 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.962      ; 4.629      ;
; 1.458 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.751      ;
; 1.466 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.951      ; 4.629      ;
; 1.479 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.774      ;
; 1.479 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.774      ;
; 1.479 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.774      ;
; 1.479 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 1.774      ;
; 1.499 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 1.781      ;
; 1.500 ; T65:CPU|IR[5]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 1.782      ;
; 1.505 ; T65:CPU|PC[8]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.798      ;
; 1.506 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.799      ;
; 1.521 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.395      ; 2.170      ;
; 1.528 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[5]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.827      ;
; 1.528 ; T65:CPU|Y[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.860      ; 4.388      ;
; 1.530 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[6]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.829      ;
; 1.530 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[1]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.829      ;
; 1.530 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.829      ;
; 1.542 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.835      ;
; 1.546 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.840      ;
; 1.548 ; T65:CPU|AD[6]                      ; T65:CPU|AD[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.841      ;
; 1.559 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.852      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|pll|clk[2]'                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.452 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.481      ; 1.200      ;
; 0.473 ; bufferedUART:UART|rxInPointer[0]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.481      ; 1.208      ;
; 0.508 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.801      ;
; 0.510 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[4]                                                                      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[1]                                                                      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.513 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.807      ;
; 0.514 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.808      ;
; 0.515 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.810      ;
; 0.524 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                        ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.817      ;
; 0.526 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; bufferedUART:UART|rxInPointer[1]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.481      ; 1.261      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.532 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.826      ;
; 0.533 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxBuffer~16                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxBuffer~19                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxBuffer~18                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                          ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.537 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.831      ;
; 0.538 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.832      ;
; 0.594 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.490      ; 1.338      ;
; 0.598 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.490      ; 1.342      ;
; 0.608 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.490      ; 1.352      ;
; 0.611 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.490      ; 1.355      ;
; 0.625 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 0.919      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.673 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.770 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.779 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.789 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.796 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.798 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.804 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.163      ;
; 0.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.184      ;
; 0.892 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.185      ;
; 0.923 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.216      ;
; 0.924 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.217      ;
; 0.967 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.979 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.274      ;
; 1.063 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.356      ;
; 1.071 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.364      ;
; 1.086 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.379      ;
; 1.109 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.118 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.133 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.158 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.453      ;
; 1.183 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.476      ;
; 1.207 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.500      ;
; 1.246 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.249 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.292 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.294 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.590      ;
; 1.298 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.322 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.615      ;
; 1.322 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.619      ;
; 1.367 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.660      ;
; 1.389 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.396 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.420 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.713      ;
; 1.422 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.422 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.423 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.423 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.717      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|pll|clk[1]'                                                                                                                      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.279 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.594      ; 3.316      ;
; 9.279 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.594      ; 3.316      ;
; 9.297 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.565      ; 3.269      ;
; 9.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.595      ; 3.294      ;
; 9.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.595      ; 3.294      ;
; 9.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.595      ; 3.294      ;
; 9.302 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.595      ; 3.294      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|pll|clk[2]'                                                                                                                      ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.395 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 3.554      ;
; 16.603 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.345      ;
; 16.603 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.345      ;
; 16.603 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.345      ;
; 16.603 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.345      ;
; 16.603 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.345      ;
; 16.603 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.345      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.636 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 3.306      ;
; 16.655 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.293      ;
; 16.655 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.293      ;
; 16.655 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.293      ;
; 16.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 3.250      ;
; 16.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 3.250      ;
; 16.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 3.250      ;
; 16.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 3.250      ;
; 16.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 3.250      ;
; 16.693 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 3.250      ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|pll|clk[2]'                                                                                                                      ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 2.788 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.104      ;
; 2.788 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.104      ;
; 2.788 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.104      ;
; 2.788 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.104      ;
; 2.788 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.104      ;
; 2.788 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.104      ;
; 2.828 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.150      ;
; 2.828 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.150      ;
; 2.828 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.150      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.856 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.104      ; 3.172      ;
; 2.877 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.199      ;
; 2.877 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.199      ;
; 2.877 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.199      ;
; 2.877 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.199      ;
; 2.877 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.199      ;
; 2.877 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.110      ; 3.199      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
; 3.069 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.111      ; 3.392      ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|pll|clk[1]'                                                                                                                       ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.809 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.094      ; 3.135      ;
; 9.809 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.094      ; 3.135      ;
; 9.809 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.094      ; 3.135      ;
; 9.809 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.094      ; 3.135      ;
; 9.824 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.063      ; 3.119      ;
; 9.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.093      ; 3.173      ;
; 9.848 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 3.093      ; 3.173      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                     ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 36.54 MHz  ; 36.54 MHz       ; pll|altpll_component|pll|clk[1] ;      ;
; 78.72 MHz  ; 78.72 MHz       ; pll|altpll_component|pll|clk[0] ;      ;
; 128.75 MHz ; 128.75 MHz      ; pll|altpll_component|pll|clk[2] ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[2] ; 2.946 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 6.175 ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 7.149 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[1] ; 0.400 ; 0.000         ;
; pll|altpll_component|pll|clk[2] ; 0.400 ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 0.624 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[1] ; 9.263  ; 0.000         ;
; pll|altpll_component|pll|clk[2] ; 16.614 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[2] ; 2.537 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 9.837 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[2] ; 9.717  ; 0.000         ;
; clk                             ; 9.855  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 19.715 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 49.584 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 2.946  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -2.775     ; 4.281      ;
; 2.970  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -2.775     ; 4.257      ;
; 3.106  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -2.775     ; 4.121      ;
; 3.342  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -2.774     ; 3.886      ;
; 3.721  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -2.775     ; 3.506      ;
; 4.094  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -2.774     ; 3.134      ;
; 5.491  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.710      ; 8.258      ;
; 5.537  ; pll|altpll_component|pll|clk[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a3~porta_we_reg       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.707      ; 8.209      ;
; 5.909  ; pll|altpll_component|pll|clk[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a0~porta_we_reg       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.705      ; 7.835      ;
; 6.200  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.715      ; 7.554      ;
; 6.320  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.707      ; 7.426      ;
; 6.343  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.708      ; 7.404      ;
; 6.363  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.708      ; 7.384      ;
; 6.738  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.707      ; 7.008      ;
; 6.739  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.699      ; 6.999      ;
; 7.039  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.691      ; 6.691      ;
; 7.046  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.691      ; 6.684      ;
; 7.090  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.698      ; 6.647      ;
; 7.174  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.702      ; 6.567      ;
; 7.175  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.702      ; 6.566      ;
; 7.216  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.700      ; 6.523      ;
; 7.554  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.695      ; 6.180      ;
; 7.597  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.696      ; 6.138      ;
; 7.612  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.697      ; 6.124      ;
; 7.936  ; pll|altpll_component|pll|clk[1]    ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg                                       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.698      ; 5.801      ;
; 8.158  ; pll|altpll_component|pll|clk[1]    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.335      ; 5.179      ;
; 8.671  ; pll|altpll_component|pll|clk[1]    ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg                                       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 3.698      ; 5.066      ;
; 9.150  ; T65:CPU|MCycle[1]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 10.692     ;
; 9.196  ; T65:CPU|MCycle[2]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 10.646     ;
; 9.246  ; T65:CPU|IR[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 10.596     ;
; 9.357  ; T65:CPU|IR[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.158     ; 10.487     ;
; 9.374  ; T65:CPU|MCycle[0]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 10.468     ;
; 9.772  ; T65:CPU|IR[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 10.070     ;
; 9.782  ; T65:CPU|IR[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 10.060     ;
; 9.809  ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.452     ;
; 9.932  ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.329     ;
; 9.982  ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.279     ;
; 10.016 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.224      ; 10.247     ;
; 10.042 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.219     ;
; 10.078 ; T65:CPU|DL[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 9.765      ;
; 10.124 ; T65:CPU|PC[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 9.719      ;
; 10.131 ; T65:CPU|IR[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.160     ; 9.711      ;
; 10.431 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.830      ;
; 10.441 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.820      ;
; 10.522 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.739      ;
; 10.528 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.220      ; 9.731      ;
; 10.541 ; T65:CPU|DL[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 9.302      ;
; 10.557 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.705      ;
; 10.645 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.616      ;
; 10.648 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.614      ;
; 10.651 ; T65:CPU|MCycle[2]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.220      ; 9.608      ;
; 10.680 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.582      ;
; 10.695 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.566      ;
; 10.701 ; T65:CPU|IR[4]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.220      ; 9.558      ;
; 10.705 ; T65:CPU|PC[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 9.138      ;
; 10.715 ; T65:CPU|DL[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.547      ;
; 10.729 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.224      ; 9.534      ;
; 10.730 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.532      ;
; 10.735 ; T65:CPU|IR[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.526      ;
; 10.755 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.506      ;
; 10.761 ; T65:CPU|MCycle[0]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.220      ; 9.498      ;
; 10.761 ; T65:CPU|PC[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.501      ;
; 10.764 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 9.500      ;
; 10.773 ; T65:CPU|DL[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.489      ;
; 10.790 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.471      ;
; 10.790 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.472      ;
; 10.795 ; T65:CPU|PC[10]                     ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.154     ; 9.053      ;
; 10.808 ; T65:CPU|PC[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.454      ;
; 10.812 ; T65:CPU|PC[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.450      ;
; 10.818 ; T65:CPU|PC[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.444      ;
; 10.843 ; T65:CPU|DL[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.419      ;
; 10.868 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.153     ; 8.981      ;
; 10.919 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 9.335      ;
; 11.042 ; T65:CPU|MCycle[2]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 9.212      ;
; 11.092 ; T65:CPU|PC[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 8.751      ;
; 11.092 ; T65:CPU|IR[4]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 9.162      ;
; 11.122 ; T65:CPU|DL[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 8.721      ;
; 11.126 ; T65:CPU|IR[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 9.130      ;
; 11.144 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.117      ;
; 11.150 ; T65:CPU|IR[3]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.220      ; 9.109      ;
; 11.152 ; T65:CPU|MCycle[0]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 9.102      ;
; 11.154 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.107      ;
; 11.160 ; T65:CPU|IR[1]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.220      ; 9.099      ;
; 11.179 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.083      ;
; 11.184 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.211      ; 9.066      ;
; 11.189 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.073      ;
; 11.193 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 9.058      ;
; 11.231 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.211      ; 9.019      ;
; 11.240 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 9.011      ;
; 11.258 ; T65:CPU|Set_Addr_To_r[0]           ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.229      ; 9.010      ;
; 11.272 ; T65:CPU|DL[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 8.571      ;
; 11.281 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.211      ; 8.969      ;
; 11.290 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 8.961      ;
; 11.307 ; T65:CPU|PC[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.159     ; 8.536      ;
; 11.325 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 8.926      ;
; 11.331 ; T65:CPU|MCycle[1]                  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.210      ; 8.918      ;
; 11.361 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.901      ;
; 11.367 ; T65:CPU|DL[1]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.221      ; 8.893      ;
; 11.388 ; T65:CPU|PC[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.874      ;
; 11.391 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.213      ; 8.861      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 6.175 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.529     ; 13.298     ;
; 6.213 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 13.259     ;
; 6.222 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.529     ; 13.251     ;
; 6.382 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 13.090     ;
; 6.429 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 13.043     ;
; 6.547 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.925     ;
; 6.652 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.538     ; 12.812     ;
; 6.669 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.803     ;
; 6.678 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.529     ; 12.795     ;
; 6.699 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.773     ;
; 6.708 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.529     ; 12.765     ;
; 6.786 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.683     ;
; 6.833 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.636     ;
; 6.836 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.646     ;
; 6.857 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.513     ; 12.632     ;
; 6.885 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.587     ;
; 6.904 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.513     ; 12.585     ;
; 6.915 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.557     ;
; 6.929 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 12.552     ;
; 6.939 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.543     ;
; 6.986 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.538     ; 12.478     ;
; 7.033 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 12.448     ;
; 7.056 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.532     ; 12.414     ;
; 7.079 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.403     ;
; 7.088 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.384     ;
; 7.108 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.538     ; 12.356     ;
; 7.138 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.538     ; 12.326     ;
; 7.173 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 12.308     ;
; 7.194 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.275     ;
; 7.203 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.532     ; 12.267     ;
; 7.231 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.251     ;
; 7.263 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.206     ;
; 7.288 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 12.184     ;
; 7.289 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.180     ;
; 7.319 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.150     ;
; 7.339 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.143     ;
; 7.360 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.513     ; 12.129     ;
; 7.390 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.513     ; 12.099     ;
; 7.395 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.087     ;
; 7.410 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 12.059     ;
; 7.425 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 12.057     ;
; 7.446 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.519     ; 12.037     ;
; 7.462 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.529     ; 12.011     ;
; 7.524 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.518     ; 11.960     ;
; 7.544 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 11.928     ;
; 7.565 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 11.917     ;
; 7.571 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.518     ; 11.913     ;
; 7.633 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.541     ; 11.828     ;
; 7.667 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.536     ; 11.799     ;
; 7.676 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 11.805     ;
; 7.706 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 11.775     ;
; 7.738 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.516     ; 11.748     ;
; 7.763 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.513     ; 11.726     ;
; 7.776 ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 4.534      ;
; 7.814 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.536     ; 11.652     ;
; 7.875 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 11.606     ;
; 7.882 ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 4.428      ;
; 7.885 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.516     ; 11.601     ;
; 7.886 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 4.424      ;
; 7.902 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.513     ; 11.587     ;
; 7.910 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.524     ; 11.568     ;
; 7.920 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.523     ; 11.559     ;
; 7.988 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.617      ; 4.668      ;
; 8.005 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.523     ; 11.474     ;
; 8.014 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.524     ; 11.464     ;
; 8.027 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.518     ; 11.457     ;
; 8.054 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.524     ; 11.424     ;
; 8.057 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.518     ; 11.427     ;
; 8.060 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.530     ; 11.412     ;
; 8.069 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 11.400     ;
; 8.073 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.533     ; 11.396     ;
; 8.075 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.524     ; 11.403     ;
; 8.083 ; bufferedUART:UART|txByteSent                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.311      ; 4.230      ;
; 8.084 ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.617      ; 4.572      ;
; 8.110 ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 4.200      ;
; 8.112 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.523     ; 11.367     ;
; 8.137 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg    ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.520     ; 11.345     ;
; 8.152 ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.617      ; 4.504      ;
; 8.190 ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.617      ; 4.466      ;
; 8.227 ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 4.083      ;
; 8.257 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.514     ; 11.231     ;
; 8.268 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.531     ; 11.203     ;
; 8.288 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.519     ; 11.195     ;
; 8.311 ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 3.999      ;
; 8.332 ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.617      ; 4.324      ;
; 8.333 ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 3.977      ;
; 8.337 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 3.973      ;
; 8.376 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.516     ; 11.110     ;
; 8.398 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.523     ; 11.081     ;
; 8.405 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[3]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 11.076     ;
; 8.410 ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 3.900      ;
; 8.412 ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.617      ; 4.244      ;
; 8.417 ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 3.893      ;
; 8.421 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.308      ; 3.889      ;
; 8.427 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.522     ; 11.053     ;
; 8.430 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.518     ; 11.054     ;
; 8.460 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg    ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.521     ; 11.021     ;
; 8.469 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.335      ; 3.868      ;
; 8.470 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.335      ; 3.867      ;
; 8.470 ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.335      ; 3.867      ;
+-------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 7.149  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.476     ; 12.377     ;
; 7.342  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.476     ; 12.184     ;
; 8.105  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.476     ; 11.421     ;
; 8.485  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.476     ; 11.041     ;
; 8.718  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.477     ; 10.807     ;
; 10.406 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.477     ; 9.119      ;
; 16.500 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.477     ; 3.025      ;
; 16.552 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.477     ; 2.973      ;
; 27.297 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 12.636     ;
; 27.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 12.384     ;
; 27.691 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 12.242     ;
; 27.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 12.206     ;
; 27.784 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 12.148     ;
; 27.920 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.070     ; 12.012     ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 4.769      ;
; 35.630 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.299      ;
; 35.658 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.271      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 35.895 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 4.034      ;
; 36.044 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 3.885      ;
; 36.206 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 3.723      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.336      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.195      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.071      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.870 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.058      ;
; 36.900 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 3.029      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 36.944 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.984      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.868      ;
; 37.072 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 2.856      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.400 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.544 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.801      ; 3.560      ;
; 0.563 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 3.484      ;
; 0.563 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 3.484      ;
; 0.563 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 3.484      ;
; 0.641 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.641 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.641 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.652 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.652 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.667 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.724      ; 3.586      ;
; 0.693 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 0.958      ;
; 0.694 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 0.959      ;
; 0.696 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 0.961      ;
; 0.698 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 0.963      ;
; 0.711 ; T65:CPU|RstCycle                   ; T65:CPU|R_W_n_i                                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.729 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.725      ; 3.649      ;
; 0.729 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.725      ; 3.649      ;
; 0.729 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.725      ; 3.649      ;
; 0.739 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 3.660      ;
; 0.759 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.027      ;
; 0.806 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.730      ; 3.731      ;
; 0.817 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.085      ;
; 0.882 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 3.803      ;
; 0.900 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.167      ;
; 0.929 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.196      ;
; 0.974 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.242      ;
; 1.015 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.026 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.029 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.723      ; 3.947      ;
; 1.032 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.034 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 1.297      ;
; 1.047 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 1.310      ;
; 1.049 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.575      ; 3.624      ;
; 1.049 ; T65:CPU|X[3]                       ; kbRowSel[3]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.402      ; 3.451      ;
; 1.080 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.736      ; 4.011      ;
; 1.093 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.361      ;
; 1.110 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.377      ;
; 1.111 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.379      ;
; 1.115 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.382      ;
; 1.117 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.347      ; 1.694      ;
; 1.129 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.396      ;
; 1.131 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.398      ;
; 1.194 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.723      ; 4.112      ;
; 1.197 ; T65:CPU|Y[0]                       ; T65:CPU|AD[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.464      ;
; 1.207 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.725      ; 4.127      ;
; 1.210 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.478      ;
; 1.233 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.347      ; 1.810      ;
; 1.234 ; T65:CPU|PC[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.502      ;
; 1.240 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.508      ;
; 1.246 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.735      ; 4.176      ;
; 1.267 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.558      ; 3.825      ;
; 1.270 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.537      ;
; 1.273 ; T65:CPU|IR[4]                      ; T65:CPU|Set_Addr_To_r[1]                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.540      ;
; 1.276 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 4.197      ;
; 1.276 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 4.197      ;
; 1.276 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.726      ; 4.197      ;
; 1.277 ; T65:CPU|P[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.559      ; 3.836      ;
; 1.281 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.549      ;
; 1.300 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.567      ;
; 1.302 ; T65:CPU|P[2]                       ; T65:CPU|BusA_r[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.570      ;
; 1.303 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.570      ;
; 1.304 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.570      ;
; 1.305 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.573      ;
; 1.306 ; T65:CPU|PC[10]                     ; T65:CPU|PC[10]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.574      ;
; 1.310 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.577      ;
; 1.312 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.579      ;
; 1.331 ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.598      ;
; 1.336 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 1.595      ;
; 1.337 ; T65:CPU|IR[5]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 1.596      ;
; 1.339 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.606      ;
; 1.339 ; T65:CPU|Y[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.572      ; 3.911      ;
; 1.349 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.724      ; 4.268      ;
; 1.349 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.724      ; 4.268      ;
; 1.349 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.724      ; 4.268      ;
; 1.351 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.618      ;
; 1.355 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.624      ;
; 1.355 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.624      ;
; 1.355 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.624      ;
; 1.356 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 1.625      ;
; 1.371 ; T65:CPU|PC[8]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.639      ;
; 1.371 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[5]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.643      ;
; 1.372 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[1]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.644      ;
; 1.372 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.644      ;
; 1.373 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[6]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.645      ;
; 1.376 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 2.570      ; 3.946      ;
; 1.378 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 1.646      ;
; 1.407 ; T65:CPU|AD[6]                      ; T65:CPU|AD[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.674      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[2]'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.400 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.446 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.425      ; 1.101      ;
; 0.452 ; bufferedUART:UART|rxInPointer[0]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.425      ; 1.107      ;
; 0.475 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.744      ;
; 0.478 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[4]                                                                      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[1]                                                                      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.747      ;
; 0.483 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.754      ;
; 0.489 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                        ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.757      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.765      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.765      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxBuffer~16                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxBuffer~19                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxBuffer~18                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; bufferedUART:UART|rxInPointer[1]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.425      ; 1.154      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                          ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.769      ;
; 0.502 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.770      ;
; 0.580 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.589 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.432      ; 1.251      ;
; 0.593 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                     ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.861      ;
; 0.594 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.432      ; 1.256      ;
; 0.595 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.863      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.624 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.712 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.719 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.724 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.724 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.726 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.728 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.738 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.743 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.011      ;
; 0.747 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.811 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.079      ;
; 0.828 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.096      ;
; 0.832 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.100      ;
; 0.852 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.120      ;
; 0.866 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.874 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.144      ;
; 0.896 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.164      ;
; 0.985 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.253      ;
; 0.995 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.263      ;
; 1.004 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.272      ;
; 1.017 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.032 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.034 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.038 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.042 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.053 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.053 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.057 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.058 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.326      ;
; 1.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.328      ;
; 1.061 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.062 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.330      ;
; 1.062 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.330      ;
; 1.071 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.339      ;
; 1.072 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.340      ;
; 1.078 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.109 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.377      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.130 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.139 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.141 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.144 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.153 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.424      ;
; 1.154 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.156 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.160 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.160 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.160 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.164 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.165 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.167 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.171 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.443      ;
; 1.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.443      ;
; 1.177 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.449      ;
; 1.179 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.447      ;
; 1.180 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.448      ;
; 1.182 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.450      ;
; 1.182 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.450      ;
; 1.184 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.452      ;
; 1.193 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.461      ;
; 1.236 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.504      ;
; 1.252 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.520      ;
; 1.261 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.529      ;
; 1.263 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.531      ;
; 1.271 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.276 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.278 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.286 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.554      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.293 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.296 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.567      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[1]'                                                                                                                       ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.263 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.358      ; 3.097      ;
; 9.263 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.358      ; 3.097      ;
; 9.272 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.331      ; 3.061      ;
; 9.307 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.358      ; 3.053      ;
; 9.307 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.358      ; 3.053      ;
; 9.307 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.358      ; 3.053      ;
; 9.307 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 2.358      ; 3.053      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[2]'                                                                                                                       ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 3.342      ;
; 16.833 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.122      ;
; 16.833 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.122      ;
; 16.833 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.122      ;
; 16.833 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.122      ;
; 16.833 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.122      ;
; 16.833 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.122      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.855 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 3.094      ;
; 16.888 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.067      ;
; 16.888 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.067      ;
; 16.888 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 3.067      ;
; 16.931 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 3.021      ;
; 16.931 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 3.021      ;
; 16.931 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 3.021      ;
; 16.931 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 3.021      ;
; 16.931 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 3.021      ;
; 16.931 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 3.021      ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[2]'                                                                                                                       ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 2.537 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 2.828      ;
; 2.537 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 2.828      ;
; 2.537 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 2.828      ;
; 2.537 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 2.828      ;
; 2.537 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 2.828      ;
; 2.537 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 2.828      ;
; 2.573 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.099      ; 2.867      ;
; 2.573 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.099      ; 2.867      ;
; 2.573 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.099      ; 2.867      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.093      ; 2.875      ;
; 2.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.100      ; 2.912      ;
; 2.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.100      ; 2.912      ;
; 2.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.100      ; 2.912      ;
; 2.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.100      ; 2.912      ;
; 2.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.100      ; 2.912      ;
; 2.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.100      ; 2.912      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
; 2.772 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.101      ; 3.068      ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[1]'                                                                                                                        ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.837 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.777      ; 2.829      ;
; 9.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.805      ; 2.870      ;
; 9.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.805      ; 2.870      ;
; 9.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.805      ; 2.870      ;
; 9.850 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.805      ; 2.870      ;
; 9.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.804      ; 2.884      ;
; 9.865 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 2.804      ; 2.884      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[2] ; 6.610  ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 9.052  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 13.940 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[2] ; 0.162 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 0.185 ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 0.276 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[1] ; 9.505  ; 0.000         ;
; pll|altpll_component|pll|clk[2] ; 18.195 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[2] ; 1.238 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 9.864 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; 9.423  ; 0.000         ;
; pll|altpll_component|pll|clk[2] ; 9.732  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 19.798 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 49.708 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 6.610  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -1.407     ; 1.970      ;
; 6.634  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -1.407     ; 1.946      ;
; 6.685  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -1.407     ; 1.895      ;
; 6.730  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -1.406     ; 1.851      ;
; 6.973  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -1.407     ; 1.607      ;
; 7.135  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; -1.406     ; 1.446      ;
; 8.007  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.976      ; 3.978      ;
; 8.020  ; pll|altpll_component|pll|clk[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a3~porta_we_reg       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.976      ; 3.965      ;
; 8.186  ; pll|altpll_component|pll|clk[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a0~porta_we_reg       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.975      ; 3.798      ;
; 8.308  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.981      ; 3.682      ;
; 8.358  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.977      ; 3.628      ;
; 8.378  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.977      ; 3.608      ;
; 8.379  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.977      ; 3.607      ;
; 8.531  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.973      ; 3.451      ;
; 8.545  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.977      ; 3.441      ;
; 8.658  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.970      ; 3.321      ;
; 8.662  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.970      ; 3.317      ;
; 8.679  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.972      ; 3.302      ;
; 8.710  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.975      ; 3.274      ;
; 8.710  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.976      ; 3.275      ;
; 8.728  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.974      ; 3.255      ;
; 8.883  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a15~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.969      ; 3.095      ;
; 8.903  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg                                     ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.971      ; 3.077      ;
; 8.917  ; pll|altpll_component|pll|clk[1]    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg                                    ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.972      ; 3.064      ;
; 8.961  ; pll|altpll_component|pll|clk[1]    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.785      ; 2.811      ;
; 9.032  ; pll|altpll_component|pll|clk[1]    ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg                                       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.972      ; 2.949      ;
; 9.355  ; pll|altpll_component|pll|clk[1]    ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a2~porta_we_reg                                       ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 10.000       ; 1.973      ; 2.627      ;
; 14.977 ; T65:CPU|MCycle[1]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.920      ;
; 15.043 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 5.075      ;
; 15.057 ; T65:CPU|IR[4]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.840      ;
; 15.058 ; T65:CPU|MCycle[2]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.839      ;
; 15.092 ; T65:CPU|MCycle[0]                  ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.805      ;
; 15.113 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 5.005      ;
; 15.123 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.995      ;
; 15.131 ; T65:CPU|IR[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 4.767      ;
; 15.158 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.960      ;
; 15.186 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.110      ; 4.933      ;
; 15.311 ; T65:CPU|IR[3]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.586      ;
; 15.314 ; T65:CPU|IR[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.583      ;
; 15.366 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.752      ;
; 15.369 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.749      ;
; 15.378 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.738      ;
; 15.385 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.730      ;
; 15.394 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.724      ;
; 15.442 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.676      ;
; 15.448 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.668      ;
; 15.455 ; T65:CPU|MCycle[2]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.660      ;
; 15.458 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.658      ;
; 15.464 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.654      ;
; 15.465 ; T65:CPU|IR[4]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.650      ;
; 15.467 ; T65:CPU|IR[2]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.430      ;
; 15.474 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.644      ;
; 15.493 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.623      ;
; 15.497 ; T65:CPU|DL[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.621      ;
; 15.500 ; T65:CPU|MCycle[0]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.615      ;
; 15.509 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.609      ;
; 15.509 ; T65:CPU|PC[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.609      ;
; 15.514 ; T65:CPU|DL[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.604      ;
; 15.521 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.108      ; 4.596      ;
; 15.522 ; T65:CPU|IR[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.596      ;
; 15.528 ; T65:CPU|IR[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.588      ;
; 15.529 ; T65:CPU|PC[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.589      ;
; 15.532 ; T65:CPU|DL[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.365      ;
; 15.533 ; T65:CPU|PC[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.585      ;
; 15.537 ; T65:CPU|IR[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.110      ; 4.582      ;
; 15.538 ; T65:CPU|PC[0]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.359      ;
; 15.559 ; T65:CPU|PC[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.559      ;
; 15.563 ; T65:CPU|DL[2]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.555      ;
; 15.592 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.518      ;
; 15.662 ; T65:CPU|MCycle[2]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.448      ;
; 15.672 ; T65:CPU|IR[4]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.438      ;
; 15.689 ; T65:CPU|Set_Addr_To_r[0]           ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.114      ; 4.434      ;
; 15.696 ; T65:CPU|DL[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.201      ;
; 15.701 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.415      ;
; 15.704 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.412      ;
; 15.707 ; T65:CPU|MCycle[0]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.403      ;
; 15.708 ; T65:CPU|IR[3]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.407      ;
; 15.709 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 4.193      ;
; 15.711 ; T65:CPU|IR[1]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.404      ;
; 15.717 ; T65:CPU|IR[3]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.401      ;
; 15.720 ; T65:CPU|IR[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.398      ;
; 15.728 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.382      ;
; 15.735 ; T65:CPU|IR[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 4.376      ;
; 15.737 ; T65:CPU|MCycle[1]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 4.374      ;
; 15.748 ; T65:CPU|PC[10]                     ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 4.153      ;
; 15.777 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.339      ;
; 15.784 ; T65:CPU|DL[1]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.331      ;
; 15.787 ; T65:CPU|PC[1]                      ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 4.110      ;
; 15.791 ; T65:CPU|MCycle[1]                  ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.100      ; 4.318      ;
; 15.793 ; T65:CPU|DL[1]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.325      ;
; 15.802 ; T65:CPU|MCycle[1]                  ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 4.309      ;
; 15.808 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.302      ;
; 15.809 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.301      ;
; 15.817 ; T65:CPU|IR[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 4.294      ;
; 15.818 ; T65:CPU|MCycle[2]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.102      ; 4.293      ;
; 15.820 ; T65:CPU|PC[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.298      ;
; 15.822 ; T65:CPU|DL[4]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a7~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 4.296      ;
; 15.832 ; T65:CPU|DL[0]                      ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 4.284      ;
; 15.839 ; T65:CPU|DL[0]                      ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.106      ; 4.276      ;
; 15.843 ; T65:CPU|MCycle[0]                  ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 4.267      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.052  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 2.095      ;
; 9.101  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.321      ; 2.229      ;
; 9.102  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 2.045      ;
; 9.119  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 2.028      ;
; 9.178  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.321      ; 2.152      ;
; 9.194  ; bufferedUART:UART|txByteSent                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.163      ; 1.956      ;
; 9.196  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.321      ; 2.134      ;
; 9.215  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.321      ; 2.115      ;
; 9.216  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.931      ;
; 9.230  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.917      ;
; 9.280  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.867      ;
; 9.288  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.321      ; 2.042      ;
; 9.297  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.850      ;
; 9.302  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.845      ;
; 9.332  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.321      ; 1.998      ;
; 9.352  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.795      ;
; 9.359  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.807      ;
; 9.360  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.806      ;
; 9.360  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.787      ;
; 9.361  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.805      ;
; 9.363  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.803      ;
; 9.369  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.778      ;
; 9.378  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.787      ;
; 9.379  ; bufferedUART:UART|txByteSent                                                                                      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.163      ; 1.771      ;
; 9.382  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.765      ;
; 9.384  ; bufferedUART:UART|rxInPointer[2]                                                                                  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.781      ;
; 9.394  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.753      ;
; 9.436  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.730      ;
; 9.437  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.729      ;
; 9.438  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.728      ;
; 9.440  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.726      ;
; 9.454  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.712      ;
; 9.455  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.711      ;
; 9.455  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.710      ;
; 9.456  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.710      ;
; 9.458  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.708      ;
; 9.461  ; bufferedUART:UART|rxInPointer[0]                                                                                  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.704      ;
; 9.466  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.681      ;
; 9.473  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.692      ;
; 9.473  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.693      ;
; 9.474  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.692      ;
; 9.475  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.691      ;
; 9.477  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.689      ;
; 9.479  ; bufferedUART:UART|rxInPointer[3]                                                                                  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.686      ;
; 9.492  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.673      ;
; 9.498  ; bufferedUART:UART|rxInPointer[1]                                                                                  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.667      ;
; 9.538  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.609      ;
; 9.546  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.620      ;
; 9.547  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.619      ;
; 9.548  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.618      ;
; 9.550  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.616      ;
; 9.560  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.587      ;
; 9.565  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.600      ;
; 9.571  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.594      ;
; 9.590  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.576      ;
; 9.591  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.575      ;
; 9.592  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.574      ;
; 9.594  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.179      ; 1.572      ;
; 9.609  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.556      ;
; 9.610  ; bufferedUART:UART|rxInPointer[4]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.537      ;
; 9.615  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.178      ; 1.550      ;
; 9.632  ; bufferedUART:UART|rxInPointer[5]                                                                                  ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 1.515      ;
; 9.645  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.171      ; 1.513      ;
; 9.645  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.171      ; 1.513      ;
; 9.645  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.171      ; 1.513      ;
; 9.645  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.171      ; 1.513      ;
; 9.645  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.171      ; 1.513      ;
; 9.648  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.173      ; 1.512      ;
; 9.648  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.173      ; 1.512      ;
; 9.648  ; bufferedUART:UART|func_reset                                                                                      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.173      ; 1.512      ;
; 10.336 ; bufferedUART:UART|rxBuffer~21                                                                                     ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.162      ; 0.813      ;
; 10.354 ; bufferedUART:UART|rxBuffer~15                                                                                     ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.162      ; 0.795      ;
; 10.359 ; bufferedUART:UART|rxBuffer~14                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.162      ; 0.790      ;
; 10.448 ; bufferedUART:UART|rxBuffer~20                                                                                     ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 0.699      ;
; 10.450 ; bufferedUART:UART|rxBuffer~19                                                                                     ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 0.697      ;
; 10.463 ; bufferedUART:UART|rxBuffer~18                                                                                     ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 0.684      ;
; 10.465 ; bufferedUART:UART|rxBuffer~16                                                                                     ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 0.682      ;
; 10.466 ; bufferedUART:UART|rxBuffer~17                                                                                     ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.160      ; 0.681      ;
; 13.824 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.881      ;
; 13.853 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.852      ;
; 13.931 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.774      ;
; 13.960 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.745      ;
; 13.982 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.281     ; 5.724      ;
; 14.037 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.668      ;
; 14.053 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.281     ; 5.653      ;
; 14.066 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.639      ;
; 14.088 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.281     ; 5.618      ;
; 14.112 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.281     ; 5.594      ;
; 14.113 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.286     ; 5.588      ;
; 14.120 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.585      ;
; 14.149 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.556      ;
; 14.155 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.277     ; 5.555      ;
; 14.157 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg  ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.274     ; 5.556      ;
; 14.171 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg  ; T65:CPU|BAL[5]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.281     ; 5.535      ;
; 14.184 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[4]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.286     ; 5.517      ;
; 14.208 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[2]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.497      ;
; 14.219 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.281     ; 5.487      ;
; 14.219 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg ; T65:CPU|BAL[6]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.286     ; 5.482      ;
; 14.223 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg  ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.285     ; 5.479      ;
; 14.233 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg  ; T65:CPU|BAL[7]                                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 20.000       ; -0.282     ; 5.472      ;
+--------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 13.940 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.256     ; 5.791      ;
; 14.039 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.256     ; 5.692      ;
; 14.423 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.256     ; 5.308      ;
; 14.543 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.256     ; 5.188      ;
; 14.659 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.257     ; 5.071      ;
; 15.436 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.257     ; 4.294      ;
; 18.311 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.257     ; 1.419      ;
; 18.335 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_gm52:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 20.000       ; -0.257     ; 1.395      ;
; 34.029 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.033     ; 5.925      ;
; 34.175 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.033     ; 5.779      ;
; 34.241 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.033     ; 5.713      ;
; 34.294 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.034     ; 5.659      ;
; 34.309 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.034     ; 5.644      ;
; 34.381 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.034     ; 5.572      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 2.178      ;
; 37.938 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 2.012      ;
; 37.946 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 2.004      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.825      ;
; 38.154 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.796      ;
; 38.225 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.725      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.435 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.514      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.504 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.445      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.419      ;
; 38.545 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 1.405      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.394      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.577 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.372      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.649 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.300      ;
; 38.657 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.292      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[2]'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.162 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; bufferedUART:UART|rxInPointer[0]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.494      ;
; 0.181 ; bufferedUART:UART|rxInPointer[1]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.511      ;
; 0.186 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[4]                                                                      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[1]                                                                      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                        ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|rxBuffer~14                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxBuffer~16                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxBuffer~20                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxBuffer~19                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                          ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxBuffer~18                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                              ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.333      ;
; 0.244 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.229      ; 0.577      ;
; 0.248 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.229      ; 0.581      ;
; 0.251 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.229      ; 0.584      ;
; 0.253 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.229      ; 0.587      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.185 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.248 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.604      ;
; 0.248 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.604      ;
; 0.248 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.604      ;
; 0.249 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.317      ; 1.670      ;
; 0.269 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.273 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.293 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.413      ;
; 0.296 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.298 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 0.417      ;
; 0.306 ; T65:CPU|RstCycle                   ; T65:CPU|R_W_n_i                                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.332 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.452      ;
; 0.356 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.476      ;
; 0.356 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.711      ;
; 0.356 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.711      ;
; 0.356 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.711      ;
; 0.361 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.716      ;
; 0.370 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.275      ; 1.729      ;
; 0.371 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.727      ;
; 0.393 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.513      ;
; 0.393 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.303      ; 1.696      ;
; 0.394 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.514      ;
; 0.407 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.527      ;
; 0.412 ; T65:CPU|X[3]                       ; kbRowSel[3]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.230      ; 1.642      ;
; 0.426 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.547      ;
; 0.429 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.785      ;
; 0.432 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.553      ;
; 0.438 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.558      ;
; 0.462 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 0.579      ;
; 0.464 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.474 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 0.591      ;
; 0.479 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.599      ;
; 0.485 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.495 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.615      ;
; 0.496 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.616      ;
; 0.496 ; T65:CPU|P[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.296      ; 1.792      ;
; 0.506 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.626      ;
; 0.514 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.526 ; T65:CPU|Y[0]                       ; T65:CPU|AD[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; T65:CPU|PC[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.647      ;
; 0.531 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.275      ; 1.890      ;
; 0.532 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.537 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.179      ; 0.820      ;
; 0.540 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.293      ; 1.833      ;
; 0.541 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.269      ; 1.894      ;
; 0.543 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.663      ;
; 0.546 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.298      ; 1.844      ;
; 0.555 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.676      ;
; 0.556 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.676      ;
; 0.558 ; T65:CPU|P[2]                       ; T65:CPU|BusA_r[2]                                                                                          ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.679      ;
; 0.560 ; T65:CPU|PC[10]                     ; T65:CPU|PC[10]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.681      ;
; 0.560 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.682      ;
; 0.561 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.917      ;
; 0.561 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.917      ;
; 0.561 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.272      ; 1.917      ;
; 0.563 ; T65:CPU|Y[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.300      ; 1.863      ;
; 0.569 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.689      ;
; 0.569 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.179      ; 0.852      ;
; 0.570 ; T65:CPU|BAH[4]                     ; T65:CPU|BAH[4]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.690      ;
; 0.573 ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.693      ;
; 0.582 ; T65:CPU|AD[2]                      ; T65:CPU|AD[2]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.702      ;
; 0.585 ; T65:CPU|IR[4]                      ; T65:CPU|Set_Addr_To_r[1]                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.270      ; 1.940      ;
; 0.586 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 0.704      ;
; 0.588 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.709      ;
; 0.593 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.269      ; 1.946      ;
; 0.599 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.608 ; T65:CPU|P[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.301      ; 1.909      ;
; 0.617 ; T65:CPU|PC[8]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.737      ;
; 0.620 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[6]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 0.745      ;
; 0.621 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[5]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 0.746      ;
; 0.622 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[1]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 0.747      ;
; 0.622 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[3]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 0.747      ;
; 0.622 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.977      ;
; 0.622 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.977      ;
; 0.622 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 1.271      ; 1.977      ;
; 0.624 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.744      ;
; 0.624 ; T65:CPU|IR[5]                      ; T65:CPU|ALU_Op_r[0]                                                                                        ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 0.741      ;
; 0.626 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.747      ;
; 0.627 ; T65:CPU|AD[6]                      ; T65:CPU|AD[6]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.747      ;
; 0.627 ; T65:CPU|BAH[3]                     ; T65:CPU|BAH[3]                                                                                             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.747      ;
; 0.633 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 0.746      ;
; 0.634 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.754      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.276 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.308 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.326 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.354 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.368 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.371 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.377 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.384 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.507      ;
; 0.425 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.440 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.442 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.461 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.468 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.481 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.481 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.485 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.507 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.511 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.520 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.659      ;
; 0.535 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.538 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.544 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.665      ;
; 0.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.676      ;
; 0.586 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.711      ;
; 0.589 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.589 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[1]'                                                                                                                       ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.191      ; 1.673      ;
; 9.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.191      ; 1.673      ;
; 9.515 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.192      ; 1.664      ;
; 9.515 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.192      ; 1.664      ;
; 9.515 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.192      ; 1.664      ;
; 9.515 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.192      ; 1.664      ;
; 9.543 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 10.000       ; 1.173      ; 1.617      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|pll|clk[2]'                                                                                                                       ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.195 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 1.774      ;
; 18.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 1.685      ;
; 18.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 1.685      ;
; 18.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 1.685      ;
; 18.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 1.685      ;
; 18.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 1.685      ;
; 18.283 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 1.685      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.020     ; 1.661      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.020     ; 1.661      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.020     ; 1.661      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 1.639      ;
; 18.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 1.618      ;
; 18.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 1.618      ;
; 18.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 1.618      ;
; 18.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 1.618      ;
; 18.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 1.618      ;
; 18.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 20.000       ; -0.024     ; 1.618      ;
+--------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[2]'                                                                                                                       ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.050      ; 1.372      ;
; 1.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.050      ; 1.372      ;
; 1.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.050      ; 1.372      ;
; 1.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.050      ; 1.372      ;
; 1.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.050      ; 1.372      ;
; 1.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.050      ; 1.372      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.257 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.388      ;
; 1.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.054      ; 1.415      ;
; 1.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.054      ; 1.415      ;
; 1.277 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.054      ; 1.415      ;
; 1.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 1.427      ;
; 1.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 1.427      ;
; 1.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 1.427      ;
; 1.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 1.427      ;
; 1.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 1.427      ;
; 1.288 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.055      ; 1.427      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
; 1.369 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 0.000        ; 0.056      ; 1.509      ;
+-------+------------------------------+-----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|pll|clk[1]'                                                                                                                        ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.409      ; 1.377      ;
; 9.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.429      ; 1.412      ;
; 9.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.429      ; 1.412      ;
; 9.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.429      ; 1.412      ;
; 9.879 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.429      ; 1.412      ;
; 9.892 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.428      ; 1.424      ;
; 9.892 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; -10.000      ; 1.428      ; 1.424      ;
+-------+------------------------------+------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+----------------------------------+-------+-------+----------+---------+---------------------+
; Clock                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; 2.334 ; 0.162 ; 9.263    ; 1.238   ; 9.423               ;
;  clk                             ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|pll|clk[0] ; 6.459 ; 0.276 ; N/A      ; N/A     ; 19.715              ;
;  pll|altpll_component|pll|clk[1] ; 5.299 ; 0.185 ; 9.263    ; 9.809   ; 49.584              ;
;  pll|altpll_component|pll|clk[2] ; 2.334 ; 0.162 ; 16.395   ; 1.238   ; 9.717               ;
; Design-wide TNS                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|pll|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|pll|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 1779     ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 1149     ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 1535631  ; 108      ; 277      ; 174      ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 1422     ; 0        ; 78       ; 0        ;
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 7419     ; 77       ; 0        ; 0        ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 2445     ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 1779     ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[0] ; 1149     ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 1535631  ; 108      ; 277      ; 174      ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 1422     ; 0        ; 78       ; 0        ;
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[2] ; 7419     ; 77       ; 0        ; 0        ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 2445     ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                        ;
+---------------------------------+---------------------------------+-----------+-------------+
; Target                          ; Clock                           ; Type      ; Status      ;
+---------------------------------+---------------------------------+-----------+-------------+
; clk                             ; clk                             ; Base      ; Constrained ;
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|pll|clk[2] ; pll|altpll_component|pll|clk[2] ; Generated ; Constrained ;
+---------------------------------+---------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 03 18:50:04 2021
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[0]} {pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[1]} {pll|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[2]} {pll|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.334               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     5.299               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):     6.459               0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):     0.452               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     0.673               0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.279               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):    16.395               0.000 pll|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 2.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.788               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     9.809               0.000 pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.720               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.718               0.000 pll|altpll_component|pll|clk[0] 
    Info (332119):    49.671               0.000 pll|altpll_component|pll|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.946               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     6.175               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):     7.149               0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):     0.400               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     0.624               0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.263               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):    16.614               0.000 pll|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 2.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.537               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     9.837               0.000 pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.717               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.715               0.000 pll|altpll_component|pll|clk[0] 
    Info (332119):    49.584               0.000 pll|altpll_component|pll|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.610               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     9.052               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):    13.940               0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     0.185               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):     0.276               0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.505               0.000 pll|altpll_component|pll|clk[1] 
    Info (332119):    18.195               0.000 pll|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.238               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):     9.864               0.000 pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.732               0.000 pll|altpll_component|pll|clk[2] 
    Info (332119):    19.798               0.000 pll|altpll_component|pll|clk[0] 
    Info (332119):    49.708               0.000 pll|altpll_component|pll|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Thu Jun 03 18:50:09 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


