Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 30 21:59:42 2024
| Host         : DESKTOP-VGVE9I8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clk6p25m_instantiate/my_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debounce_btnR/button_out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: run_top_module_battle/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: run_top_module_battle/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: run_top_module_battle/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: run_top_module_battle/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 240 register/latch pins with no clock driven by root clock pin: run_top_module_battle/animation_instantiate/clk6p25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: run_top_module_battle/animation_instantiate/run_clk25fps/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: run_top_module_battle/animation_instantiate/run_clk30fps/my_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: run_top_module_battle/animation_instantiate/run_clk35fps/my_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: run_top_module_battle/animation_instantiate/run_fourfps/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: run_top_module_battle/run_ability_select_main/countdown/clk_1hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: run_top_module_battle/run_ability_select_main/countdown/clk_200hz/my_clk_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: run_top_module_battle/run_ability_select_main/select_screen_render/clk6p25m_instantiate/my_clk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: run_top_module_battle/run_ability_select_main/select_screen_render/player_select/clk6p25m_instantiate/my_clk_reg/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: top_screen_render/clk6p25m_instantiate/my_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_screen_render/is_start_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.424        0.000                      0                  896        0.167        0.000                      0                  896        4.500        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.424        0.000                      0                  896        0.167        0.000                      0                  896        4.500        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.076ns (19.452%)  route 4.455ns (80.548%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.568     5.089    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X49Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDSE (Prop_fdse_C_Q)         0.456     5.545 f  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[10]/Q
                         net (fo=4, routed)           0.704     6.249    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value[10]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.373 f  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_11/O
                         net (fo=1, routed)           0.863     7.236    run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_11_n_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.360 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_10/O
                         net (fo=1, routed)           0.655     8.015    run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_10_n_2
    SLICE_X49Y9          LUT4 (Prop_lut4_I0_O)        0.124     8.139 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_5/O
                         net (fo=2, routed)           1.830     9.970    run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/random_value_reg[13]
    SLICE_X49Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.094 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/success[0]_i_3/O
                         net (fo=1, routed)           0.403    10.497    run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/success[0]_i_3_n_2
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.621 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/success[0]_i_1/O
                         net (fo=1, routed)           0.000    10.621    run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1_n_4
    SLICE_X49Y41         FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.450    14.791    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)        0.029    15.045    run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.076ns (20.122%)  route 4.271ns (79.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.568     5.089    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X49Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDSE (Prop_fdse_C_Q)         0.456     5.545 f  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[10]/Q
                         net (fo=4, routed)           0.704     6.249    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value[10]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.373 f  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_11/O
                         net (fo=1, routed)           0.863     7.236    run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_11_n_2
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.360 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_10/O
                         net (fo=1, routed)           0.655     8.015    run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_10_n_2
    SLICE_X49Y9          LUT4 (Prop_lut4_I0_O)        0.124     8.139 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success[1]_i_5/O
                         net (fo=2, routed)           1.612     9.751    run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/random_value_reg[13]
    SLICE_X49Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.875 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/success[1]_i_3/O
                         net (fo=2, routed)           0.437    10.313    run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/success[1]_i_3_n_2
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1/success[1]_i_1/O
                         net (fo=1, routed)           0.000    10.437    run_top_module_battle/run_ability_select_main/ai_immediate_selection/run_button_sync_1_n_3
    SLICE_X48Y41         FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.450    14.791    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.029    15.045    run_top_module_battle/run_ability_select_main/ai_immediate_selection/success_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 debounce_btnC/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/oled_colour_R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.056ns (21.067%)  route 3.957ns (78.933%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.556     5.077    debounce_btnC/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  debounce_btnC/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  debounce_btnC/button_out_reg/Q
                         net (fo=9, routed)           0.521     6.054    debounce_btnC/btnC_stable
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.150     6.204 r  debounce_btnC/run_ability_select_main/oled_colour_R[15]_i_3/O
                         net (fo=16, routed)          2.446     8.650    run_top_module_battle/run_ability_select_main/select_screen_render/player_select/background_selection_render/button_out_reg
    SLICE_X54Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.976 r  run_top_module_battle/run_ability_select_main/select_screen_render/player_select/background_selection_render/oled_colour_R[6]_i_2/O
                         net (fo=1, routed)           0.989     9.966    run_top_module_battle/animation_instantiate/in6[6]
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  run_top_module_battle/animation_instantiate/oled_colour_R[6]_i_1/O
                         net (fo=1, routed)           0.000    10.090    run_top_module_battle/animation_instantiate_n_262
    SLICE_X43Y43         FDRE                                         r  run_top_module_battle/oled_colour_R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.447    14.788    run_top_module_battle/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  run_top_module_battle/oled_colour_R_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.031    15.044    run_top_module_battle/oled_colour_R_reg[6]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 top_screen_render/clk6p25m_instantiate/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_screen_render/clk6p25m_instantiate/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.890ns (20.121%)  route 3.533ns (79.879%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.564     5.085    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  top_screen_render/clk6p25m_instantiate/count_reg[21]/Q
                         net (fo=2, routed)           1.046     6.649    top_screen_render/clk6p25m_instantiate/count_reg[21]
    SLICE_X35Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.773 r  top_screen_render/clk6p25m_instantiate/count[0]_i_9__9/O
                         net (fo=1, routed)           0.650     7.424    top_screen_render/clk6p25m_instantiate/count[0]_i_9__9_n_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.548 r  top_screen_render/clk6p25m_instantiate/count[0]_i_4__8/O
                         net (fo=2, routed)           0.725     8.273    top_screen_render/clk6p25m_instantiate/count[0]_i_4__8_n_2
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.397 r  top_screen_render/clk6p25m_instantiate/count[0]_i_1__7/O
                         net (fo=32, routed)          1.112     9.509    top_screen_render/clk6p25m_instantiate/clear
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.444    14.785    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    top_screen_render/clk6p25m_instantiate/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 top_screen_render/clk6p25m_instantiate/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_screen_render/clk6p25m_instantiate/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.890ns (20.121%)  route 3.533ns (79.879%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.564     5.085    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  top_screen_render/clk6p25m_instantiate/count_reg[21]/Q
                         net (fo=2, routed)           1.046     6.649    top_screen_render/clk6p25m_instantiate/count_reg[21]
    SLICE_X35Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.773 r  top_screen_render/clk6p25m_instantiate/count[0]_i_9__9/O
                         net (fo=1, routed)           0.650     7.424    top_screen_render/clk6p25m_instantiate/count[0]_i_9__9_n_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.548 r  top_screen_render/clk6p25m_instantiate/count[0]_i_4__8/O
                         net (fo=2, routed)           0.725     8.273    top_screen_render/clk6p25m_instantiate/count[0]_i_4__8_n_2
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.397 r  top_screen_render/clk6p25m_instantiate/count[0]_i_1__7/O
                         net (fo=32, routed)          1.112     9.509    top_screen_render/clk6p25m_instantiate/clear
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.444    14.785    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    top_screen_render/clk6p25m_instantiate/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 top_screen_render/clk6p25m_instantiate/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_screen_render/clk6p25m_instantiate/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.890ns (20.121%)  route 3.533ns (79.879%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.564     5.085    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  top_screen_render/clk6p25m_instantiate/count_reg[21]/Q
                         net (fo=2, routed)           1.046     6.649    top_screen_render/clk6p25m_instantiate/count_reg[21]
    SLICE_X35Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.773 r  top_screen_render/clk6p25m_instantiate/count[0]_i_9__9/O
                         net (fo=1, routed)           0.650     7.424    top_screen_render/clk6p25m_instantiate/count[0]_i_9__9_n_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.548 r  top_screen_render/clk6p25m_instantiate/count[0]_i_4__8/O
                         net (fo=2, routed)           0.725     8.273    top_screen_render/clk6p25m_instantiate/count[0]_i_4__8_n_2
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.397 r  top_screen_render/clk6p25m_instantiate/count[0]_i_1__7/O
                         net (fo=32, routed)          1.112     9.509    top_screen_render/clk6p25m_instantiate/clear
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.444    14.785    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    top_screen_render/clk6p25m_instantiate/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 top_screen_render/clk6p25m_instantiate/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_screen_render/clk6p25m_instantiate/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.890ns (20.121%)  route 3.533ns (79.879%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.564     5.085    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  top_screen_render/clk6p25m_instantiate/count_reg[21]/Q
                         net (fo=2, routed)           1.046     6.649    top_screen_render/clk6p25m_instantiate/count_reg[21]
    SLICE_X35Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.773 r  top_screen_render/clk6p25m_instantiate/count[0]_i_9__9/O
                         net (fo=1, routed)           0.650     7.424    top_screen_render/clk6p25m_instantiate/count[0]_i_9__9_n_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.548 r  top_screen_render/clk6p25m_instantiate/count[0]_i_4__8/O
                         net (fo=2, routed)           0.725     8.273    top_screen_render/clk6p25m_instantiate/count[0]_i_4__8_n_2
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.124     8.397 r  top_screen_render/clk6p25m_instantiate/count[0]_i_1__7/O
                         net (fo=32, routed)          1.112     9.509    top_screen_render/clk6p25m_instantiate/clear
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.444    14.785    top_screen_render/clk6p25m_instantiate/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  top_screen_render/clk6p25m_instantiate/count_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    top_screen_render/clk6p25m_instantiate/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 run_top_module_battle/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.580ns (12.894%)  route 3.918ns (87.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    run_top_module_battle/clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  run_top_module_battle/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  run_top_module_battle/FSM_onehot_state_reg[1]/Q
                         net (fo=29, routed)          2.393     7.939    run_top_module_battle/run_ability_select_main/countdown/out[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.063 r  run_top_module_battle/run_ability_select_main/countdown/random_value[15]_i_1/O
                         net (fo=23, routed)          1.525     9.588    run_top_module_battle/run_ability_select_main/ai_immediate_selection/FSM_onehot_state_reg[1]
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.449    14.790    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X48Y9          FDSE (Setup_fdse_C_S)       -0.429    14.586    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 run_top_module_battle/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.580ns (12.894%)  route 3.918ns (87.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    run_top_module_battle/clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  run_top_module_battle/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  run_top_module_battle/FSM_onehot_state_reg[1]/Q
                         net (fo=29, routed)          2.393     7.939    run_top_module_battle/run_ability_select_main/countdown/out[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.063 r  run_top_module_battle/run_ability_select_main/countdown/random_value[15]_i_1/O
                         net (fo=23, routed)          1.525     9.588    run_top_module_battle/run_ability_select_main/ai_immediate_selection/FSM_onehot_state_reg[1]
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.449    14.790    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X48Y9          FDSE (Setup_fdse_C_S)       -0.429    14.586    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 run_top_module_battle/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.580ns (12.894%)  route 3.918ns (87.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    run_top_module_battle/clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  run_top_module_battle/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  run_top_module_battle/FSM_onehot_state_reg[1]/Q
                         net (fo=29, routed)          2.393     7.939    run_top_module_battle/run_ability_select_main/countdown/out[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.063 r  run_top_module_battle/run_ability_select_main/countdown/random_value[15]_i_1/O
                         net (fo=23, routed)          1.525     9.588    run_top_module_battle/run_ability_select_main/ai_immediate_selection/FSM_onehot_state_reg[1]
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.449    14.790    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[8]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X48Y9          FDSE (Setup_fdse_C_S)       -0.429    14.586    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 run_top_module_battle/run_ability_select_main/ai_immediate_selection/selected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/nolabel_line75/winner_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.565     1.448    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/selected_reg/Q
                         net (fo=5, routed)           0.139     1.728    run_top_module_battle/run_ability_select_main/ai_immediate_selection/bot_selected
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/winner_i_1/O
                         net (fo=1, routed)           0.000     1.773    run_top_module_battle/run_ability_select_main/nolabel_line75/selected_reg
    SLICE_X50Y42         FDRE                                         r  run_top_module_battle/run_ability_select_main/nolabel_line75/winner_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.836     1.963    run_top_module_battle/run_ability_select_main/nolabel_line75/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  run_top_module_battle/run_ability_select_main/nolabel_line75/winner_reg/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.121     1.606    run_top_module_battle/run_ability_select_main/nolabel_line75/winner_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 debounce_btnR/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnR/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.564     1.447    debounce_btnR/clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  debounce_btnR/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_btnR/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.113     1.701    debounce_btnR/shift_reg[9]
    SLICE_X47Y5          FDRE                                         r  debounce_btnR/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.834     1.961    debounce_btnR/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  debounce_btnR/shift_reg_reg[10]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.070     1.533    debounce_btnR/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 debounce_btnL/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnL/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.564     1.447    debounce_btnL/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  debounce_btnL/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_btnL/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.121     1.709    debounce_btnL/shift_reg_reg_n_2_[7]
    SLICE_X44Y5          FDRE                                         r  debounce_btnL/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.834     1.961    debounce_btnL/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  debounce_btnL/shift_reg_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.075     1.522    debounce_btnL/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debounce_btnU/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnU/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.595     1.478    debounce_btnU/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  debounce_btnU/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debounce_btnU/shift_reg_reg[10]/Q
                         net (fo=3, routed)           0.138     1.757    debounce_btnU/shift_reg_reg_n_2_[10]
    SLICE_X0Y3           FDRE                                         r  debounce_btnU/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.866     1.993    debounce_btnU/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  debounce_btnU/shift_reg_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.070     1.564    debounce_btnU/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debounce_btnD/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnD/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.048%)  route 0.130ns (47.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.596     1.479    debounce_btnD/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  debounce_btnD/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_btnD/shift_reg_reg[13]/Q
                         net (fo=3, routed)           0.130     1.750    debounce_btnD/shift_reg_reg_n_2_[13]
    SLICE_X0Y0           FDRE                                         r  debounce_btnD/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.867     1.994    debounce_btnD/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  debounce_btnD/shift_reg_reg[14]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.070     1.549    debounce_btnD/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.565     1.448    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X49Y8          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDSE (Prop_fdse_C_Q)         0.141     1.589 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[3]/Q
                         net (fo=4, routed)           0.145     1.734    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value[3]
    SLICE_X48Y8          FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.835     1.962    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.070     1.531    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.565     1.448    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDSE (Prop_fdse_C_Q)         0.141     1.589 r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[0]/Q
                         net (fo=2, routed)           0.132     1.721    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value[0]
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.835     1.962    run_top_module_battle/run_ability_select_main/ai_immediate_selection/clk_IBUF_BUFG
    SLICE_X48Y9          FDSE                                         r  run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X48Y9          FDSE (Hold_fdse_C_D)         0.066     1.514    run_top_module_battle/run_ability_select_main/ai_immediate_selection/random_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debounce_btnR/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnR/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.564     1.447    debounce_btnR/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  debounce_btnR/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_btnR/shift_reg_reg[11]/Q
                         net (fo=3, routed)           0.138     1.727    debounce_btnR/shift_reg[11]
    SLICE_X46Y5          FDRE                                         r  debounce_btnR/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.834     1.961    debounce_btnR/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  debounce_btnR/shift_reg_reg[12]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.059     1.519    debounce_btnR/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 debounce_btnC/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnC/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.565     1.448    debounce_btnC/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  debounce_btnC/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounce_btnC/shift_reg_reg[3]/Q
                         net (fo=3, routed)           0.130     1.720    debounce_btnC/shift_reg_reg_n_2_[3]
    SLICE_X49Y6          FDRE                                         r  debounce_btnC/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.836     1.963    debounce_btnC/clk_IBUF_BUFG
    SLICE_X49Y6          FDRE                                         r  debounce_btnC/shift_reg_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.046     1.511    debounce_btnC/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debounce_btnC/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnC/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.566     1.449    debounce_btnC/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  debounce_btnC/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  debounce_btnC/shift_reg_reg[13]/Q
                         net (fo=3, routed)           0.143     1.733    debounce_btnC/shift_reg_reg_n_2_[13]
    SLICE_X48Y6          FDRE                                         r  debounce_btnC/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.836     1.963    debounce_btnC/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  debounce_btnC/shift_reg_reg[14]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y6          FDRE (Hold_fdre_C_D)         0.075     1.524    debounce_btnC/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y29   top_screen_render/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y29   top_screen_render/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   clk6p25m_instantiate/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y58   clk6p25m_instantiate/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y58   clk6p25m_instantiate/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y59   clk6p25m_instantiate/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   top_screen_render/clk6p25m_instantiate/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   top_screen_render/clk6p25m_instantiate/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   top_screen_render/clk6p25m_instantiate/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   clk6p25m_instantiate/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   clk6p25m_instantiate/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   clk6p25m_instantiate/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   clk6p25m_instantiate/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   clk6p25m_instantiate/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   clk6p25m_instantiate/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   clk6p25m_instantiate/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   clk6p25m_instantiate/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   clk6p25m_instantiate/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   clk6p25m_instantiate/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   clk6p25m_instantiate/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y58   clk6p25m_instantiate/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y58   clk6p25m_instantiate/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   clk6p25m_instantiate/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   clk6p25m_instantiate/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   clk6p25m_instantiate/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   clk6p25m_instantiate/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   clk6p25m_instantiate/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   clk6p25m_instantiate/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   clk6p25m_instantiate/count_reg[7]/C



