Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Thu Oct  5 19:53:36 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (File: /home/IC/LP_Multi_Clk_Digital_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_DFT                            6.74e-02    0.519 6.59e+06    0.593 100.0
  U6_mux2X1 (mux2X1_6)                 1.99e-05 1.24e-04 3.73e+03 1.47e-04   0.0
  U5_mux2X1 (mux2X1_1)                 2.70e-05 1.69e-04 3.67e+03 2.00e-04   0.0
  U4_mux2X1 (mux2X1_0)                 1.78e-04 2.08e-04 3.35e+03 3.89e-04   0.1
  U3_mux2X1 (mux2X1_3)                 5.76e-04 2.67e-04 3.35e+03 8.46e-04   0.1
  U2_mux2X1 (mux2X1_4)                 5.00e-04 2.17e-04 3.35e+03 7.20e-04   0.1
  U1_mux2X1 (mux2X1_5)                 4.34e-04 2.62e-04 3.35e+03 6.99e-04   0.1
  U0_mux2X1 (mux2X1_2)                 3.32e-02 3.34e-03 4.48e+03 3.65e-02   6.2
  U_12_CLK_GATE (CLK_GATING)           4.01e-03 1.11e-02 1.22e+04 1.51e-02   2.5
  U11_Prescale_to_DivRatio_Conv (Prescale_to_DivRatio)
                                       5.93e-05 5.85e-05 8.26e+03 1.26e-04   0.0
  U10_TX_CLK_DIV (CLK_DIV_DIV_RATIO_WIDTH8_test_1)
                                       3.43e-04 4.41e-03 2.88e+05 5.04e-03   0.8
    add_27 (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_1)
                                       4.13e-05 7.41e-05 3.50e+04 1.50e-04   0.0
    add_32 (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                       1.24e-05 1.05e-04 4.20e+04 1.59e-04   0.0
  U9_RX_CLK_DIV (CLK_DIV_DIV_RATIO_WIDTH8_test_0)
                                       1.83e-04 4.57e-03 3.02e+05 5.06e-03   0.9
    add_27 (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_1)
                                       1.84e-06 1.14e-06 4.78e+04 5.08e-05   0.0
    add_32 (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                       9.38e-06 8.07e-05 4.21e+04 1.32e-04   0.0
  U8_UART_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       7.25e-06 1.12e-03 1.90e+04 1.15e-03   0.2
  U7_REF_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       2.25e-05 3.83e-03 1.94e+04 3.87e-03   0.7
  U6_RX_to_SYS_CTRL_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                          0.000 1.64e-02 1.19e+05 1.65e-02   2.8
    U2_DATA_SYNC_OP (DATA_SYNC_OP_test_1)
                                          0.000 1.22e-02 9.30e+04 1.23e-02   2.1
    U1_PULSE_GEN (DATA_SYNC_PULSE_GEN_test_1)
                                          0.000 1.36e-03 9.79e+03 1.37e-03   0.2
    U0_EN_SYNC (DATA_SYNC_EN_SYNC_NUM_STAGES2_test_1)
                                          0.000 2.75e-03 1.59e+04 2.77e-03   0.5
  U5_RD_INC_PULSE_GEN (PULSE_GEN_test_1)
                                       1.35e-06 3.61e-04 9.45e+03 3.72e-04   0.1
  U4_ASYNCHRONOUS_FIFO (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                       2.19e-03    0.162 1.26e+06    0.165  27.9
    U4_WR_RD_SYNC (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                       9.57e-07 3.15e-03 6.02e+04 3.22e-03   0.5
    U3_WR_RD_SYNC (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                       1.54e-05 1.15e-02 6.38e+04 1.16e-02   2.0
    U2_MEMORY (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                       1.34e-03    0.137 9.86e+05    0.139  23.4
    U1_READ_BLOCK (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                       3.71e-04 2.66e-03 7.73e+04 3.11e-03   0.5
    U0_WRITE_BLOCK (ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                       4.58e-04 8.04e-03 7.49e+04 8.58e-03   1.4
  U3_UART_INTERFACE (UART_DATA_WIDTH8_test_1)
                                       4.24e-03 2.47e-02 8.39e+05 2.98e-02   5.0
    U1_RX (UART_RX_test_1)             2.18e-03 1.62e-02 6.00e+05 1.90e-02   3.2
      U0_STP_CHK (RX_STOP_CHECK_test_1)
                                       5.62e-05 4.59e-04 1.65e+04 5.31e-04   0.1
      U0_PAR_CHK (RX_PARITY_CHECK_test_1)
                                       1.73e-04 1.00e-03 6.65e+04 1.24e-03   0.2
      U0_STRT_CKH (RX_START_CHECK_test_1)
                                       2.33e-07 4.20e-04 8.36e+03 4.28e-04   0.1
      U0_DESER (RX_DESERIALIZER_test_1)
                                       1.98e-04 4.65e-03 7.54e+04 4.93e-03   0.8
      U0_DATA_SAMP (RX_DATA_SAMPLING_test_1)
                                       2.71e-04 2.84e-03 2.13e+05 3.33e-03   0.6
      U0_EB_COUNTER (RX_EDGE_BIT_COUNTER_test_1)
                                       4.34e-04 4.83e-03 1.66e+05 5.43e-03   0.9
      U1_FSM (RX_FSM_test_1)           2.00e-04 1.92e-03 5.04e+04 2.17e-03   0.4
    U0_TX (UART_TX_test_1)             2.00e-03 8.42e-03 2.39e+05 1.07e-02   1.8
      U0_OUTPUT (TX_OUTPUT_test_1)     1.32e-03 8.39e-04 2.19e+04 2.18e-03   0.4
      U0_PAR_CALC (TX_PARITY_CALC_test_1)
                                       1.11e-05 5.96e-04 4.90e+04 6.56e-04   0.1
      U0_SER (TX_SERIALIZER_test_1)    9.13e-05 5.17e-03 1.28e+05 5.39e-03   0.9
      U0_FSM (TX_FSM_test_1)           8.66e-05 1.75e-03 3.98e+04 1.87e-03   0.3
  U2_CONTROLLER (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                       2.64e-03 4.45e-02 3.49e+05 4.75e-02   8.0
  U1_REG_FILE (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                       7.51e-03    0.195 1.73e+06    0.204  34.4
  U0_ALU (ALU_DATA_WIDTH8_test_1)      6.17e-04 4.51e-02 1.58e+06 4.73e-02   8.0
    mult_36 (ALU_DATA_WIDTH8_DW02_mult_0)
                                       1.87e-05 7.10e-06 5.77e+05 6.03e-04   0.1
    add_34 (ALU_DATA_WIDTH8_DW01_add_0)
                                       2.40e-06 4.16e-05 7.47e+04 1.19e-04   0.0
    sub_35 (ALU_DATA_WIDTH8_DW01_sub_0)
                                       3.94e-06 4.53e-05 7.30e+04 1.22e-04   0.0
    div_37 (ALU_DATA_WIDTH8_DW_div_uns_0)
                                       8.80e-06 7.74e-05 4.10e+05 4.96e-04   0.1
1
