<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2024-01-18T01:44:21Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>os-fpga/Jira_Testcase</title>
    <updated>2024-01-18T01:44:21Z</updated>
    <id>tag:github.com,2024-01-18:/os-fpga/Jira_Testcase</id>
    <link href="https://github.com/os-fpga/Jira_Testcase" rel="alternate"></link>
    <summary type="html">&lt;p&gt;This repo contains the testcase associated with respective Jira case number.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>os-fpga/yosys-rs-plugin</title>
    <updated>2024-01-18T01:44:21Z</updated>
    <id>tag:github.com,2024-01-18:/os-fpga/yosys-rs-plugin</id>
    <link href="https://github.com/os-fpga/yosys-rs-plugin" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Rapidsilicon&#39;s Yosys Plugin&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>os-fpga/yosys_verific_rs</title>
    <updated>2024-01-18T01:44:21Z</updated>
    <id>tag:github.com,2024-01-18:/os-fpga/yosys_verific_rs</id>
    <link href="https://github.com/os-fpga/yosys_verific_rs" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Yosys + Verific Integration inside Rapidsilicon&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>