INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/ip/top_VGA_Output_0_0/sim/top_VGA_Output_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_VGA_Output_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/sim/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.gen/sources_1/bd/top/hdl/top_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_wrapper'
