
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Tue Sep 09 11:47:44 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.16 seconds. CPU system time: 1.31 seconds. Elapsed time: 9.7 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,492 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90,557 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,217 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,447 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 10, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 2, 10, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 20 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.13 seconds. CPU system time: 1.19 seconds. Elapsed time: 26.64 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.495 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>4'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>'... converting 361 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>'... converting 541 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' (firmware/hls_dummy.cpp:134:6)...340 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' (firmware/hls_dummy.cpp:134:21)...510 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.565 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 10>4' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,1,3,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,3,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.637 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.652 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.77 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 20.52 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.93 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' is 5370 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 280 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' is 6200 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_26ns_26_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_26ns_26_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 190 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.01 seconds. CPU system time: 0.76 seconds. Elapsed time: 12.37 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.15 seconds. CPU system time: 1.07 seconds. Elapsed time: 12.5 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.05 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 15.33 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.33 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.44 seconds; current allocated memory: 2.109 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 121.14 seconds. CPU system time: 5.62 seconds. Elapsed time: 144.52 seconds; current allocated memory: 676.047 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h2m24s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.906 ; gain = 115.992 ; free physical = 685543 ; free virtual = 957648
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1110493
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.395 ; gain = 391.590 ; free physical = 684884 ; free virtual = 956990
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1680]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1681]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1682]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1683]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1684]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1685]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1686]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1687]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1688]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1689]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1690]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1691]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1692]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1693]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1694]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1695]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1696]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1697]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1698]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1699]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1700]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1701]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1702]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1703]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1704]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1705]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1706]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1707]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1708]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1709]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1710]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1711]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1712]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1713]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1714]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1715]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1716]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1717]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1718]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1719]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1720]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1721]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1722]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1723]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1724]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1725]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1726]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1727]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1728]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1729]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1730]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1731]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1732]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1733]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1734]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1735]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1736]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1737]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1738]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1739]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1740]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_12ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_12ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_12ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_12ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3095.746 ; gain = 662.941 ; free physical = 684640 ; free virtual = 956750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3095.746 ; gain = 662.941 ; free physical = 684640 ; free virtual = 956750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3103.750 ; gain = 670.945 ; free physical = 684640 ; free virtual = 956750
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4007.258 ; gain = 1574.453 ; free physical = 683675 ; free virtual = 955789
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 100   
	   3 Input   16 Bit       Adders := 60    
	   5 Input   16 Bit       Adders := 30    
	   9 Input   16 Bit       Adders := 20    
	   2 Input    6 Bit       Adders := 630   
	   3 Input    6 Bit       Adders := 180   
	   3 Input    5 Bit       Adders := 630   
	   4 Input    5 Bit       Adders := 180   
	   2 Input    4 Bit       Adders := 361   
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 161   
+---Registers : 
	               16 Bit    Registers := 1006  
	               15 Bit    Registers := 530   
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 180   
	                4 Bit    Registers := 284   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 669   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 621   
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 320   
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 103   
	   2 Input    1 Bit        Muxes := 420   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U154/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U144/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U92/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U82/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U270/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U278/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U268/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U258/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U227/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP tmp_19_reg_43924_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_19_reg_43924_reg is absorbed into DSP tmp_19_reg_43924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP tmp_19_reg_43924_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U574/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_reg_43819_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_reg_43819_reg is absorbed into DSP tmp_reg_43819_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U364/tmp_product is absorbed into DSP tmp_reg_43819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q46_reg is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U256/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q50_reg is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U255/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q48_reg is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q49_reg is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q55_reg is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q56_reg is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q62_reg is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U247/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q59_reg is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q57_reg is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q58_reg is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q64_reg is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q65_reg is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q71_reg is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U237/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q68_reg is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q66_reg is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q67_reg is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q39_reg is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q40_reg is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q77_reg is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q75_reg is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q76_reg is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q36_reg is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q43_reg is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q29_reg is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q32_reg is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q30_reg is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q31_reg is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q27_reg is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q33_reg is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q82_reg is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q83_reg is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q89_reg is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U216/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q86_reg is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U215/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q84_reg is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q85_reg is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q81_reg is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q91_reg is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q92_reg is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q98_reg is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U206/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q90_reg is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q96_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q97_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q99_reg is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q105_reg is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q106_reg is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q19_reg is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q20_reg is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q26_reg is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U289/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q23_reg is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q21_reg is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q22_reg is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q18_reg is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q262_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q263_reg is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q269_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q266_reg is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q264_reg is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q265_reg is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q261_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q267_reg is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q268_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q253_reg is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q254_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q260_reg is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U20/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q257_reg is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q255_reg is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q256_reg is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q252_reg is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q258_reg is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q259_reg is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q244_reg is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q245_reg is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q251_reg is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U30/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q248_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q246_reg is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q247_reg is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q243_reg is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q249_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q250_reg is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U297/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q10_reg is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q11_reg is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q17_reg is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U299/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q14_reg is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q12_reg is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q13_reg is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U298/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q15_reg is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q16_reg is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q235_reg is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q236_reg is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q242_reg is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q239_reg is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q237_reg is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q238_reg is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q234_reg is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q240_reg is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q241_reg is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q226_reg is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q227_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q233_reg is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U51/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q230_reg is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q228_reg is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q229_reg is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q225_reg is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q231_reg is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q232_reg is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q217_reg is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q218_reg is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q224_reg is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U61/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q221_reg is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q219_reg is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q220_reg is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q216_reg is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q222_reg is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q223_reg is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q1_reg is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q2_reg is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q8_reg is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U309/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q4_reg is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U301/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q7_reg is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q100_reg is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q101_reg is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q109_reg is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q110_reg is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q116_reg is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U185/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q113_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q111_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q112_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q108_reg is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q114_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q115_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q199_reg is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q200_reg is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q203_reg is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q201_reg is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q202_reg is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q190_reg is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q191_reg is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q118_reg is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q119_reg is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q125_reg is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U175/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q122_reg is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q120_reg is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q121_reg is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q117_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q123_reg is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q124_reg is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q127_reg is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q128_reg is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q134_reg is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q131_reg is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q129_reg is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q130_reg is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q126_reg is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q132_reg is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q133_reg is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q181_reg is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q182_reg is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q188_reg is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*(B:0x3cae2).
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q185_reg is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q183_reg is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q184_reg is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q180_reg is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q186_reg is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q187_reg is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q172_reg is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q173_reg is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q179_reg is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_26_1_1_U113/tmp_product, operation Mode is: A*(B:0x762).
DSP Report: operator mul_16s_12ns_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_12ns_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q171_reg is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q177_reg is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q178_reg is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q163_reg is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q164_reg is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q170_reg is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_14s_26_1_1_U123/tmp_product, operation Mode is: A*(B:0x3e5ac).
DSP Report: operator mul_16s_14s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_14s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q167_reg is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q165_reg is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q166_reg is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q162_reg is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q168_reg is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q169_reg is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q154_reg is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q153_reg is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q159_reg is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q160_reg is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q145_reg is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q146_reg is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q149_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q147_reg is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q148_reg is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q144_reg is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q150_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q151_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q136_reg is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q137_reg is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
INFO: [Synth 8-3886] merging instance 'w2_U/q215_reg[0]' (FDE) to 'w2_U/q214_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q214_reg[0]' (FDE) to 'w2_U/q212_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q213_reg[0]' (FDE) to 'w2_U/q212_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q212_reg[0]' (FDE) to 'w2_U/q210_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q211_reg[0]' (FDE) to 'w2_U/q210_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q210_reg[0]' (FDE) to 'w2_U/q208_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q209_reg[0]' (FDE) to 'w2_U/q208_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q208_reg[0]' (FDE) to 'w2_U/q206_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q207_reg[0]' (FDE) to 'w2_U/q206_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q206_reg[0]' (FDE) to 'w2_U/q204_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q205_reg[0]' (FDE) to 'w2_U/q204_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q204_reg[0]' (FDE) to 'w2_U/q197_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q198_reg[0]' (FDE) to 'w2_U/q197_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q197_reg[0]' (FDE) to 'w2_U/q195_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q196_reg[0]' (FDE) to 'w2_U/q195_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q195_reg[0]' (FDE) to 'w2_U/q193_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q194_reg[0]' (FDE) to 'w2_U/q193_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q193_reg[0]' (FDE) to 'w2_U/q189_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q192_reg[0]' (FDE) to 'w2_U/q189_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q189_reg[0]' (FDE) to 'w2_U/q152_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q161_reg[0]' (FDE) to 'w2_U/q152_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q152_reg[0]' (FDE) to 'w2_U/q142_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q143_reg[0]' (FDE) to 'w2_U/q142_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q142_reg[0]' (FDE) to 'w2_U/q140_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q141_reg[0]' (FDE) to 'w2_U/q140_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q140_reg[0]' (FDE) to 'w2_U/q138_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q139_reg[0]' (FDE) to 'w2_U/q138_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q138_reg[0]' (FDE) to 'w2_U/q107_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q135_reg[0]' (FDE) to 'w2_U/q107_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q107_reg[0]' (FDE) to 'w2_U/q103_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q104_reg[0]' (FDE) to 'w2_U/q103_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q103_reg[0]' (FDE) to 'w2_U/q95_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q102_reg[0]' (FDE) to 'w2_U/q95_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q95_reg[0]' (FDE) to 'w2_U/q93_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q94_reg[0]' (FDE) to 'w2_U/q93_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q93_reg[0]' (FDE) to 'w2_U/q79_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q80_reg[0]' (FDE) to 'w2_U/q79_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q79_reg[0]' (FDE) to 'w2_U/q74_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q78_reg[0]' (FDE) to 'w2_U/q74_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q74_reg[0]' (FDE) to 'w2_U/q72_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q73_reg[0]' (FDE) to 'w2_U/q72_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q72_reg[0]' (FDE) to 'w2_U/q69_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q70_reg[0]' (FDE) to 'w2_U/q69_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q69_reg[0]' (FDE) to 'w2_U/q61_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q63_reg[0]' (FDE) to 'w2_U/q61_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q61_reg[0]' (FDE) to 'w2_U/q54_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q60_reg[0]' (FDE) to 'w2_U/q54_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q54_reg[0]' (FDE) to 'w2_U/q52_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q53_reg[0]' (FDE) to 'w2_U/q52_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q52_reg[0]' (FDE) to 'w2_U/q45_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q51_reg[0]' (FDE) to 'w2_U/q45_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q45_reg[0]' (FDE) to 'w2_U/q35_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q44_reg[0]' (FDE) to 'w2_U/q35_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q35_reg[0] )
INFO: [Synth 8-3886] merging instance 'pos_159_reg_27603_reg[0]' (FDE) to 'pos_168_reg_27747_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_160_reg_27619_reg[0]' (FDE) to 'pos_177_reg_27891_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_169_reg_27763_reg[0]' (FDE) to 'pos_178_reg_27907_reg[0]'
DSP Report: Generating DSP tmp_4_reg_43824_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q179_reg is absorbed into DSP tmp_4_reg_43824_reg.
DSP Report: register tmp_4_reg_43824_reg is absorbed into DSP tmp_4_reg_43824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP tmp_4_reg_43824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q219_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_8_reg_43834_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q178_reg is absorbed into DSP tmp_8_reg_43834_reg.
DSP Report: register tmp_8_reg_43834_reg is absorbed into DSP tmp_8_reg_43834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP tmp_8_reg_43834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_s_reg_43844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q177_reg is absorbed into DSP tmp_s_reg_43844_reg.
DSP Report: register tmp_s_reg_43844_reg is absorbed into DSP tmp_s_reg_43844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP tmp_s_reg_43844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q217_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_3_reg_43854_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q176_reg is absorbed into DSP tmp_3_reg_43854_reg.
DSP Report: register tmp_3_reg_43854_reg is absorbed into DSP tmp_3_reg_43854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP tmp_3_reg_43854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_11_reg_43874_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q174_reg is absorbed into DSP tmp_11_reg_43874_reg.
DSP Report: register tmp_11_reg_43874_reg is absorbed into DSP tmp_11_reg_43874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP tmp_11_reg_43874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_13_reg_43884_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q173_reg is absorbed into DSP tmp_13_reg_43884_reg.
DSP Report: register tmp_13_reg_43884_reg is absorbed into DSP tmp_13_reg_43884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP tmp_13_reg_43884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q213_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_20_reg_45989_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_15_reg_43899_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q172_reg is absorbed into DSP tmp_15_reg_43899_reg.
DSP Report: register tmp_15_reg_43899_reg is absorbed into DSP tmp_15_reg_43899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP tmp_15_reg_43899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q211_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q210_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_23_reg_45999_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_21_reg_43929_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q170_reg is absorbed into DSP tmp_21_reg_43929_reg.
DSP Report: register tmp_21_reg_43929_reg is absorbed into DSP tmp_21_reg_43929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP tmp_21_reg_43929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_23_reg_43939_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q169_reg is absorbed into DSP tmp_23_reg_43939_reg.
DSP Report: register tmp_23_reg_43939_reg is absorbed into DSP tmp_23_reg_43939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP tmp_23_reg_43939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_25_reg_43949_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q168_reg is absorbed into DSP tmp_25_reg_43949_reg.
DSP Report: register tmp_25_reg_43949_reg is absorbed into DSP tmp_25_reg_43949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP tmp_25_reg_43949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_27_reg_43959_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q167_reg is absorbed into DSP tmp_27_reg_43959_reg.
DSP Report: register tmp_27_reg_43959_reg is absorbed into DSP tmp_27_reg_43959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP tmp_27_reg_43959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_31_reg_43979_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q165_reg is absorbed into DSP tmp_31_reg_43979_reg.
DSP Report: register tmp_31_reg_43979_reg is absorbed into DSP tmp_31_reg_43979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP tmp_31_reg_43979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_33_reg_43989_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q164_reg is absorbed into DSP tmp_33_reg_43989_reg.
DSP Report: register tmp_33_reg_43989_reg is absorbed into DSP tmp_33_reg_43989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP tmp_33_reg_43989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_47_reg_46084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_35_reg_44004_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q163_reg is absorbed into DSP tmp_35_reg_44004_reg.
DSP Report: register tmp_35_reg_44004_reg is absorbed into DSP tmp_35_reg_44004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP tmp_35_reg_44004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_50_reg_46094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_81_reg_44249_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q142_reg is absorbed into DSP tmp_81_reg_44249_reg.
DSP Report: register tmp_81_reg_44249_reg is absorbed into DSP tmp_81_reg_44249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP tmp_81_reg_44249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_83_reg_44259_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_83_reg_44259_reg is absorbed into DSP tmp_83_reg_44259_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U406/tmp_product is absorbed into DSP tmp_83_reg_44259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U806/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_85_reg_44264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q141_reg is absorbed into DSP tmp_85_reg_44264_reg.
DSP Report: register tmp_85_reg_44264_reg is absorbed into DSP tmp_85_reg_44264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP tmp_85_reg_44264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_87_reg_44274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q140_reg is absorbed into DSP tmp_87_reg_44274_reg.
DSP Report: register tmp_87_reg_44274_reg is absorbed into DSP tmp_87_reg_44274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP tmp_87_reg_44274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_89_reg_44284_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q139_reg is absorbed into DSP tmp_89_reg_44284_reg.
DSP Report: register tmp_89_reg_44284_reg is absorbed into DSP tmp_89_reg_44284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP tmp_89_reg_44284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_91_reg_44294_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q138_reg is absorbed into DSP tmp_91_reg_44294_reg.
DSP Report: register tmp_91_reg_44294_reg is absorbed into DSP tmp_91_reg_44294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP tmp_91_reg_44294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_97_reg_44334_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q135_reg is absorbed into DSP tmp_97_reg_44334_reg.
DSP Report: register tmp_97_reg_44334_reg is absorbed into DSP tmp_97_reg_44334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP tmp_97_reg_44334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_101_reg_44354_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q133_reg is absorbed into DSP tmp_101_reg_44354_reg.
DSP Report: register tmp_101_reg_44354_reg is absorbed into DSP tmp_101_reg_44354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP tmp_101_reg_44354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_103_reg_44364_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_103_reg_44364_reg is absorbed into DSP tmp_103_reg_44364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP tmp_103_reg_44364_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_105_reg_44369_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q132_reg is absorbed into DSP tmp_105_reg_44369_reg.
DSP Report: register tmp_105_reg_44369_reg is absorbed into DSP tmp_105_reg_44369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP tmp_105_reg_44369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_107_reg_44379_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q131_reg is absorbed into DSP tmp_107_reg_44379_reg.
DSP Report: register tmp_107_reg_44379_reg is absorbed into DSP tmp_107_reg_44379_reg.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP tmp_107_reg_44379_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_109_reg_44389_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q130_reg is absorbed into DSP tmp_109_reg_44389_reg.
DSP Report: register tmp_109_reg_44389_reg is absorbed into DSP tmp_109_reg_44389_reg.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP tmp_109_reg_44389_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_111_reg_44399_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q129_reg is absorbed into DSP tmp_111_reg_44399_reg.
DSP Report: register tmp_111_reg_44399_reg is absorbed into DSP tmp_111_reg_44399_reg.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP tmp_111_reg_44399_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_117_reg_44439_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q126_reg is absorbed into DSP tmp_117_reg_44439_reg.
DSP Report: register tmp_117_reg_44439_reg is absorbed into DSP tmp_117_reg_44439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP tmp_117_reg_44439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_139_reg_44554_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q116_reg is absorbed into DSP tmp_139_reg_44554_reg.
DSP Report: register tmp_139_reg_44554_reg is absorbed into DSP tmp_139_reg_44554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP tmp_139_reg_44554_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_145_reg_44584_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_145_reg_44584_reg is absorbed into DSP tmp_145_reg_44584_reg.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP tmp_145_reg_44584_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U637/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_147_reg_44589_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q113_reg is absorbed into DSP tmp_147_reg_44589_reg.
DSP Report: register tmp_147_reg_44589_reg is absorbed into DSP tmp_147_reg_44589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP tmp_147_reg_44589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_151_reg_44609_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q111_reg is absorbed into DSP tmp_151_reg_44609_reg.
DSP Report: register tmp_151_reg_44609_reg is absorbed into DSP tmp_151_reg_44609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP tmp_151_reg_44609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_157_reg_44649_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q108_reg is absorbed into DSP tmp_157_reg_44649_reg.
DSP Report: register tmp_157_reg_44649_reg is absorbed into DSP tmp_157_reg_44649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP tmp_157_reg_44649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_203_reg_44889_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q87_reg is absorbed into DSP tmp_203_reg_44889_reg.
DSP Report: register tmp_203_reg_44889_reg is absorbed into DSP tmp_203_reg_44889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP tmp_203_reg_44889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_209_reg_44919_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_209_reg_44919_reg is absorbed into DSP tmp_209_reg_44919_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U469/tmp_product is absorbed into DSP tmp_209_reg_44919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U869/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_217_reg_44964_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q81_reg is absorbed into DSP tmp_217_reg_44964_reg.
DSP Report: register tmp_217_reg_44964_reg is absorbed into DSP tmp_217_reg_44964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP tmp_217_reg_44964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_17_reg_43914_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q171_reg is absorbed into DSP tmp_17_reg_43914_reg.
DSP Report: register tmp_17_reg_43914_reg is absorbed into DSP tmp_17_reg_43914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP tmp_17_reg_43914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_7_reg_43864_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q175_reg is absorbed into DSP tmp_7_reg_43864_reg.
DSP Report: register tmp_7_reg_43864_reg is absorbed into DSP tmp_7_reg_43864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP tmp_7_reg_43864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_37_reg_44019_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q162_reg is absorbed into DSP tmp_37_reg_44019_reg.
DSP Report: register tmp_37_reg_44019_reg is absorbed into DSP tmp_37_reg_44019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP tmp_37_reg_44019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_29_reg_43969_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q166_reg is absorbed into DSP tmp_29_reg_43969_reg.
DSP Report: register tmp_29_reg_43969_reg is absorbed into DSP tmp_29_reg_43969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP tmp_29_reg_43969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_47_reg_44064_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q158_reg is absorbed into DSP tmp_47_reg_44064_reg.
DSP Report: register tmp_47_reg_44064_reg is absorbed into DSP tmp_47_reg_44064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP tmp_47_reg_44064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_51_reg_44084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q156_reg is absorbed into DSP tmp_51_reg_44084_reg.
DSP Report: register tmp_51_reg_44084_reg is absorbed into DSP tmp_51_reg_44084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP tmp_51_reg_44084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_55_reg_44109_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q154_reg is absorbed into DSP tmp_55_reg_44109_reg.
DSP Report: register tmp_55_reg_44109_reg is absorbed into DSP tmp_55_reg_44109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP tmp_55_reg_44109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_77_reg_46189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_53_reg_44094_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q155_reg is absorbed into DSP tmp_53_reg_44094_reg.
DSP Report: register tmp_53_reg_44094_reg is absorbed into DSP tmp_53_reg_44094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP tmp_53_reg_44094_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_74_reg_46179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_39_reg_44029_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q161_reg is absorbed into DSP tmp_39_reg_44029_reg.
DSP Report: register tmp_39_reg_44029_reg is absorbed into DSP tmp_39_reg_44029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP tmp_39_reg_44029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_57_reg_44124_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q153_reg is absorbed into DSP tmp_57_reg_44124_reg.
DSP Report: register tmp_57_reg_44124_reg is absorbed into DSP tmp_57_reg_44124_reg.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP tmp_57_reg_44124_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_45_reg_44054_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q159_reg is absorbed into DSP tmp_45_reg_44054_reg.
DSP Report: register tmp_45_reg_44054_reg is absorbed into DSP tmp_45_reg_44054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP tmp_45_reg_44054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_41_reg_44039_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_41_reg_44039_reg is absorbed into DSP tmp_41_reg_44039_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U385/tmp_product is absorbed into DSP tmp_41_reg_44039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U785/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_44074_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q157_reg is absorbed into DSP tmp_49_reg_44074_reg.
DSP Report: register tmp_49_reg_44074_reg is absorbed into DSP tmp_49_reg_44074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP tmp_49_reg_44074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q193_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_43_reg_44044_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q160_reg is absorbed into DSP tmp_43_reg_44044_reg.
DSP Report: register tmp_43_reg_44044_reg is absorbed into DSP tmp_43_reg_44044_reg.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP tmp_43_reg_44044_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_67_reg_44169_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q149_reg is absorbed into DSP tmp_67_reg_44169_reg.
DSP Report: register tmp_67_reg_44169_reg is absorbed into DSP tmp_67_reg_44169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP tmp_67_reg_44169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_71_reg_44189_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q147_reg is absorbed into DSP tmp_71_reg_44189_reg.
DSP Report: register tmp_71_reg_44189_reg is absorbed into DSP tmp_71_reg_44189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP tmp_71_reg_44189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_75_reg_44214_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q145_reg is absorbed into DSP tmp_75_reg_44214_reg.
DSP Report: register tmp_75_reg_44214_reg is absorbed into DSP tmp_75_reg_44214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP tmp_75_reg_44214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_104_reg_46284_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_73_reg_44199_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q146_reg is absorbed into DSP tmp_73_reg_44199_reg.
DSP Report: register tmp_73_reg_44199_reg is absorbed into DSP tmp_73_reg_44199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP tmp_73_reg_44199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_101_reg_46274_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_44134_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q152_reg is absorbed into DSP tmp_59_reg_44134_reg.
DSP Report: register tmp_59_reg_44134_reg is absorbed into DSP tmp_59_reg_44134_reg.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP tmp_59_reg_44134_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q186_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_77_reg_44229_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q144_reg is absorbed into DSP tmp_77_reg_44229_reg.
DSP Report: register tmp_77_reg_44229_reg is absorbed into DSP tmp_77_reg_44229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP tmp_77_reg_44229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q176_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_65_reg_44159_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q150_reg is absorbed into DSP tmp_65_reg_44159_reg.
DSP Report: register tmp_65_reg_44159_reg is absorbed into DSP tmp_65_reg_44159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP tmp_65_reg_44159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q184_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_61_reg_44144_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_61_reg_44144_reg is absorbed into DSP tmp_61_reg_44144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP tmp_61_reg_44144_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U595/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_69_reg_44179_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q148_reg is absorbed into DSP tmp_69_reg_44179_reg.
DSP Report: register tmp_69_reg_44179_reg is absorbed into DSP tmp_69_reg_44179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP tmp_69_reg_44179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q182_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_63_reg_44149_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q151_reg is absorbed into DSP tmp_63_reg_44149_reg.
DSP Report: register tmp_63_reg_44149_reg is absorbed into DSP tmp_63_reg_44149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP tmp_63_reg_44149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_95_reg_44319_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q136_reg is absorbed into DSP tmp_95_reg_44319_reg.
DSP Report: register tmp_95_reg_44319_reg is absorbed into DSP tmp_95_reg_44319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP tmp_95_reg_44319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_131_reg_46379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_93_reg_44304_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q137_reg is absorbed into DSP tmp_93_reg_44304_reg.
DSP Report: register tmp_93_reg_44304_reg is absorbed into DSP tmp_93_reg_44304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP tmp_93_reg_44304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_128_reg_46369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_79_reg_44239_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q143_reg is absorbed into DSP tmp_79_reg_44239_reg.
DSP Report: register tmp_79_reg_44239_reg is absorbed into DSP tmp_79_reg_44239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP tmp_79_reg_44239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_115_reg_44424_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q127_reg is absorbed into DSP tmp_115_reg_44424_reg.
DSP Report: register tmp_115_reg_44424_reg is absorbed into DSP tmp_115_reg_44424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP tmp_115_reg_44424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q156_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_158_reg_46474_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_113_reg_44409_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q128_reg is absorbed into DSP tmp_113_reg_44409_reg.
DSP Report: register tmp_113_reg_44409_reg is absorbed into DSP tmp_113_reg_44409_reg.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP tmp_113_reg_44409_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_155_reg_46464_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_99_reg_44344_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q134_reg is absorbed into DSP tmp_99_reg_44344_reg.
DSP Report: register tmp_99_reg_44344_reg is absorbed into DSP tmp_99_reg_44344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP tmp_99_reg_44344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_127_reg_44484_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q122_reg is absorbed into DSP tmp_127_reg_44484_reg.
DSP Report: register tmp_127_reg_44484_reg is absorbed into DSP tmp_127_reg_44484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP tmp_127_reg_44484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_131_reg_44504_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q120_reg is absorbed into DSP tmp_131_reg_44504_reg.
DSP Report: register tmp_131_reg_44504_reg is absorbed into DSP tmp_131_reg_44504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP tmp_131_reg_44504_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_135_reg_44529_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q118_reg is absorbed into DSP tmp_135_reg_44529_reg.
DSP Report: register tmp_135_reg_44529_reg is absorbed into DSP tmp_135_reg_44529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP tmp_135_reg_44529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q145_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_185_reg_46569_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_133_reg_44514_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q119_reg is absorbed into DSP tmp_133_reg_44514_reg.
DSP Report: register tmp_133_reg_44514_reg is absorbed into DSP tmp_133_reg_44514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP tmp_133_reg_44514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q147_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_182_reg_46559_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_119_reg_44449_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q125_reg is absorbed into DSP tmp_119_reg_44449_reg.
DSP Report: register tmp_119_reg_44449_reg is absorbed into DSP tmp_119_reg_44449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP tmp_119_reg_44449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_137_reg_44544_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q117_reg is absorbed into DSP tmp_137_reg_44544_reg.
DSP Report: register tmp_137_reg_44544_reg is absorbed into DSP tmp_137_reg_44544_reg.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP tmp_137_reg_44544_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q143_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_123_reg_44469_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q123_reg is absorbed into DSP tmp_123_reg_44469_reg.
DSP Report: register tmp_123_reg_44469_reg is absorbed into DSP tmp_123_reg_44469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP tmp_123_reg_44469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_125_reg_44479_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_125_reg_44479_reg is absorbed into DSP tmp_125_reg_44479_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U427/tmp_product is absorbed into DSP tmp_125_reg_44479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_44494_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q121_reg is absorbed into DSP tmp_129_reg_44494_reg.
DSP Report: register tmp_129_reg_44494_reg is absorbed into DSP tmp_129_reg_44494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP tmp_129_reg_44494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_121_reg_44459_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q124_reg is absorbed into DSP tmp_121_reg_44459_reg.
DSP Report: register tmp_121_reg_44459_reg is absorbed into DSP tmp_121_reg_44459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP tmp_121_reg_44459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_155_reg_44634_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q109_reg is absorbed into DSP tmp_155_reg_44634_reg.
DSP Report: register tmp_155_reg_44634_reg is absorbed into DSP tmp_155_reg_44634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP tmp_155_reg_44634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_212_reg_46664_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_153_reg_44619_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q110_reg is absorbed into DSP tmp_153_reg_44619_reg.
DSP Report: register tmp_153_reg_44619_reg is absorbed into DSP tmp_153_reg_44619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP tmp_153_reg_44619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_209_reg_46654_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_143_reg_44574_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q114_reg is absorbed into DSP tmp_143_reg_44574_reg.
DSP Report: register tmp_143_reg_44574_reg is absorbed into DSP tmp_143_reg_44574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP tmp_143_reg_44574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_149_reg_44599_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q112_reg is absorbed into DSP tmp_149_reg_44599_reg.
DSP Report: register tmp_149_reg_44599_reg is absorbed into DSP tmp_149_reg_44599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP tmp_149_reg_44599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_141_reg_44564_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q115_reg is absorbed into DSP tmp_141_reg_44564_reg.
DSP Report: register tmp_141_reg_44564_reg is absorbed into DSP tmp_141_reg_44564_reg.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP tmp_141_reg_44564_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_165_reg_44689_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q104_reg is absorbed into DSP tmp_165_reg_44689_reg.
DSP Report: register tmp_165_reg_44689_reg is absorbed into DSP tmp_165_reg_44689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP tmp_165_reg_44689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_171_reg_44714_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q102_reg is absorbed into DSP tmp_171_reg_44714_reg.
DSP Report: register tmp_171_reg_44714_reg is absorbed into DSP tmp_171_reg_44714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP tmp_171_reg_44714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_175_reg_44739_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q100_reg is absorbed into DSP tmp_175_reg_44739_reg.
DSP Report: register tmp_175_reg_44739_reg is absorbed into DSP tmp_175_reg_44739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP tmp_175_reg_44739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_239_reg_46759_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_173_reg_44724_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q101_reg is absorbed into DSP tmp_173_reg_44724_reg.
DSP Report: register tmp_173_reg_44724_reg is absorbed into DSP tmp_173_reg_44724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP tmp_173_reg_44724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_236_reg_46749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_159_reg_44659_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q107_reg is absorbed into DSP tmp_159_reg_44659_reg.
DSP Report: register tmp_159_reg_44659_reg is absorbed into DSP tmp_159_reg_44659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP tmp_159_reg_44659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_177_reg_44754_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q99_reg is absorbed into DSP tmp_177_reg_44754_reg.
DSP Report: register tmp_177_reg_44754_reg is absorbed into DSP tmp_177_reg_44754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP tmp_177_reg_44754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_163_reg_44679_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q105_reg is absorbed into DSP tmp_163_reg_44679_reg.
DSP Report: register tmp_163_reg_44679_reg is absorbed into DSP tmp_163_reg_44679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP tmp_163_reg_44679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_167_reg_44699_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_167_reg_44699_reg is absorbed into DSP tmp_167_reg_44699_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U448/tmp_product is absorbed into DSP tmp_167_reg_44699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U848/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_44704_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q103_reg is absorbed into DSP tmp_169_reg_44704_reg.
DSP Report: register tmp_169_reg_44704_reg is absorbed into DSP tmp_169_reg_44704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP tmp_169_reg_44704_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_161_reg_44669_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q106_reg is absorbed into DSP tmp_161_reg_44669_reg.
DSP Report: register tmp_161_reg_44669_reg is absorbed into DSP tmp_161_reg_44669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP tmp_161_reg_44669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_185_reg_44794_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q95_reg is absorbed into DSP tmp_185_reg_44794_reg.
DSP Report: register tmp_185_reg_44794_reg is absorbed into DSP tmp_185_reg_44794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP tmp_185_reg_44794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_191_reg_44819_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q93_reg is absorbed into DSP tmp_191_reg_44819_reg.
DSP Report: register tmp_191_reg_44819_reg is absorbed into DSP tmp_191_reg_44819_reg.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP tmp_191_reg_44819_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_195_reg_44844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q91_reg is absorbed into DSP tmp_195_reg_44844_reg.
DSP Report: register tmp_195_reg_44844_reg is absorbed into DSP tmp_195_reg_44844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP tmp_195_reg_44844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_266_reg_46854_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_193_reg_44829_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q92_reg is absorbed into DSP tmp_193_reg_44829_reg.
DSP Report: register tmp_193_reg_44829_reg is absorbed into DSP tmp_193_reg_44829_reg.
DSP Report: operator mul_16s_15s_26_1_1_U461/tmp_product is absorbed into DSP tmp_193_reg_44829_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_263_reg_46844_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_179_reg_44764_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q98_reg is absorbed into DSP tmp_179_reg_44764_reg.
DSP Report: register tmp_179_reg_44764_reg is absorbed into DSP tmp_179_reg_44764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP tmp_179_reg_44764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_197_reg_44859_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q90_reg is absorbed into DSP tmp_197_reg_44859_reg.
DSP Report: register tmp_197_reg_44859_reg is absorbed into DSP tmp_197_reg_44859_reg.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP tmp_197_reg_44859_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_183_reg_44784_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q96_reg is absorbed into DSP tmp_183_reg_44784_reg.
DSP Report: register tmp_183_reg_44784_reg is absorbed into DSP tmp_183_reg_44784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP tmp_183_reg_44784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_187_reg_44804_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_187_reg_44804_reg is absorbed into DSP tmp_187_reg_44804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP tmp_187_reg_44804_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U658/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_189_reg_44809_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q94_reg is absorbed into DSP tmp_189_reg_44809_reg.
DSP Report: register tmp_189_reg_44809_reg is absorbed into DSP tmp_189_reg_44809_reg.
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP tmp_189_reg_44809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_181_reg_44774_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q97_reg is absorbed into DSP tmp_181_reg_44774_reg.
DSP Report: register tmp_181_reg_44774_reg is absorbed into DSP tmp_181_reg_44774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP tmp_181_reg_44774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_205_reg_44899_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q86_reg is absorbed into DSP tmp_205_reg_44899_reg.
DSP Report: register tmp_205_reg_44899_reg is absorbed into DSP tmp_205_reg_44899_reg.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP tmp_205_reg_44899_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_211_reg_44924_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q84_reg is absorbed into DSP tmp_211_reg_44924_reg.
DSP Report: register tmp_211_reg_44924_reg is absorbed into DSP tmp_211_reg_44924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP tmp_211_reg_44924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_215_reg_44949_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q82_reg is absorbed into DSP tmp_215_reg_44949_reg.
DSP Report: register tmp_215_reg_44949_reg is absorbed into DSP tmp_215_reg_44949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP tmp_215_reg_44949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_293_reg_46949_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_213_reg_44934_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q83_reg is absorbed into DSP tmp_213_reg_44934_reg.
DSP Report: register tmp_213_reg_44934_reg is absorbed into DSP tmp_213_reg_44934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP tmp_213_reg_44934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_290_reg_46939_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_199_reg_44869_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q89_reg is absorbed into DSP tmp_199_reg_44869_reg.
DSP Report: register tmp_199_reg_44869_reg is absorbed into DSP tmp_199_reg_44869_reg.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP tmp_199_reg_44869_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_207_reg_44909_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q85_reg is absorbed into DSP tmp_207_reg_44909_reg.
DSP Report: register tmp_207_reg_44909_reg is absorbed into DSP tmp_207_reg_44909_reg.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP tmp_207_reg_44909_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_201_reg_44879_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q88_reg is absorbed into DSP tmp_201_reg_44879_reg.
DSP Report: register tmp_201_reg_44879_reg is absorbed into DSP tmp_201_reg_44879_reg.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP tmp_201_reg_44879_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_225_reg_45004_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q77_reg is absorbed into DSP tmp_225_reg_45004_reg.
DSP Report: register tmp_225_reg_45004_reg is absorbed into DSP tmp_225_reg_45004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP tmp_225_reg_45004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_231_reg_45029_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q75_reg is absorbed into DSP tmp_231_reg_45029_reg.
DSP Report: register tmp_231_reg_45029_reg is absorbed into DSP tmp_231_reg_45029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U480/tmp_product is absorbed into DSP tmp_231_reg_45029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_235_reg_45054_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q73_reg is absorbed into DSP tmp_235_reg_45054_reg.
DSP Report: register tmp_235_reg_45054_reg is absorbed into DSP tmp_235_reg_45054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP tmp_235_reg_45054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_320_reg_47044_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_233_reg_45039_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q74_reg is absorbed into DSP tmp_233_reg_45039_reg.
DSP Report: register tmp_233_reg_45039_reg is absorbed into DSP tmp_233_reg_45039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP tmp_233_reg_45039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_317_reg_47034_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_219_reg_44974_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q80_reg is absorbed into DSP tmp_219_reg_44974_reg.
DSP Report: register tmp_219_reg_44974_reg is absorbed into DSP tmp_219_reg_44974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP tmp_219_reg_44974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_237_reg_45069_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q72_reg is absorbed into DSP tmp_237_reg_45069_reg.
DSP Report: register tmp_237_reg_45069_reg is absorbed into DSP tmp_237_reg_45069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP tmp_237_reg_45069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_223_reg_44994_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q78_reg is absorbed into DSP tmp_223_reg_44994_reg.
DSP Report: register tmp_223_reg_44994_reg is absorbed into DSP tmp_223_reg_44994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP tmp_223_reg_44994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_229_reg_45024_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_229_reg_45024_reg is absorbed into DSP tmp_229_reg_45024_reg.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP tmp_229_reg_45024_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U679/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_227_reg_45014_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q76_reg is absorbed into DSP tmp_227_reg_45014_reg.
DSP Report: register tmp_227_reg_45014_reg is absorbed into DSP tmp_227_reg_45014_reg.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP tmp_227_reg_45014_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_221_reg_44984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q79_reg is absorbed into DSP tmp_221_reg_44984_reg.
DSP Report: register tmp_221_reg_44984_reg is absorbed into DSP tmp_221_reg_44984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP tmp_221_reg_44984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_245_reg_45109_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q68_reg is absorbed into DSP tmp_245_reg_45109_reg.
DSP Report: register tmp_245_reg_45109_reg is absorbed into DSP tmp_245_reg_45109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP tmp_245_reg_45109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_249_reg_45129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q66_reg is absorbed into DSP tmp_249_reg_45129_reg.
DSP Report: register tmp_249_reg_45129_reg is absorbed into DSP tmp_249_reg_45129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP tmp_249_reg_45129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U889/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_255_reg_45159_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q64_reg is absorbed into DSP tmp_255_reg_45159_reg.
DSP Report: register tmp_255_reg_45159_reg is absorbed into DSP tmp_255_reg_45159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP tmp_255_reg_45159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_347_reg_47139_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U892/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_253_reg_45144_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q65_reg is absorbed into DSP tmp_253_reg_45144_reg.
DSP Report: register tmp_253_reg_45144_reg is absorbed into DSP tmp_253_reg_45144_reg.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP tmp_253_reg_45144_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_344_reg_47129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_239_reg_45079_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q71_reg is absorbed into DSP tmp_239_reg_45079_reg.
DSP Report: register tmp_239_reg_45079_reg is absorbed into DSP tmp_239_reg_45079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP tmp_239_reg_45079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_257_reg_45174_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q63_reg is absorbed into DSP tmp_257_reg_45174_reg.
DSP Report: register tmp_257_reg_45174_reg is absorbed into DSP tmp_257_reg_45174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP tmp_257_reg_45174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U893/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_243_reg_45099_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q69_reg is absorbed into DSP tmp_243_reg_45099_reg.
DSP Report: register tmp_243_reg_45099_reg is absorbed into DSP tmp_243_reg_45099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U486/tmp_product is absorbed into DSP tmp_243_reg_45099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_251_reg_45139_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_251_reg_45139_reg is absorbed into DSP tmp_251_reg_45139_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U490/tmp_product is absorbed into DSP tmp_251_reg_45139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U890/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_45119_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q67_reg is absorbed into DSP tmp_247_reg_45119_reg.
DSP Report: register tmp_247_reg_45119_reg is absorbed into DSP tmp_247_reg_45119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP tmp_247_reg_45119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U888/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_241_reg_45089_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q70_reg is absorbed into DSP tmp_241_reg_45089_reg.
DSP Report: register tmp_241_reg_45089_reg is absorbed into DSP tmp_241_reg_45089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U485/tmp_product is absorbed into DSP tmp_241_reg_45089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_265_reg_45214_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q59_reg is absorbed into DSP tmp_265_reg_45214_reg.
DSP Report: register tmp_265_reg_45214_reg is absorbed into DSP tmp_265_reg_45214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP tmp_265_reg_45214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U897/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_269_reg_45234_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q57_reg is absorbed into DSP tmp_269_reg_45234_reg.
DSP Report: register tmp_269_reg_45234_reg is absorbed into DSP tmp_269_reg_45234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP tmp_269_reg_45234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U899/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_275_reg_45264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q55_reg is absorbed into DSP tmp_275_reg_45264_reg.
DSP Report: register tmp_275_reg_45264_reg is absorbed into DSP tmp_275_reg_45264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U502/tmp_product is absorbed into DSP tmp_275_reg_45264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_374_reg_47234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U902/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_273_reg_45249_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q56_reg is absorbed into DSP tmp_273_reg_45249_reg.
DSP Report: register tmp_273_reg_45249_reg is absorbed into DSP tmp_273_reg_45249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP tmp_273_reg_45249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_371_reg_47224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U901/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_259_reg_45184_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q62_reg is absorbed into DSP tmp_259_reg_45184_reg.
DSP Report: register tmp_259_reg_45184_reg is absorbed into DSP tmp_259_reg_45184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP tmp_259_reg_45184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U894/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_277_reg_45279_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q54_reg is absorbed into DSP tmp_277_reg_45279_reg.
DSP Report: register tmp_277_reg_45279_reg is absorbed into DSP tmp_277_reg_45279_reg.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP tmp_277_reg_45279_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U903/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_263_reg_45204_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q60_reg is absorbed into DSP tmp_263_reg_45204_reg.
DSP Report: register tmp_263_reg_45204_reg is absorbed into DSP tmp_263_reg_45204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP tmp_263_reg_45204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U896/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_271_reg_45244_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_271_reg_45244_reg is absorbed into DSP tmp_271_reg_45244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U500/tmp_product is absorbed into DSP tmp_271_reg_45244_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U700/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U900/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_267_reg_45224_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q58_reg is absorbed into DSP tmp_267_reg_45224_reg.
DSP Report: register tmp_267_reg_45224_reg is absorbed into DSP tmp_267_reg_45224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP tmp_267_reg_45224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U898/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_261_reg_45194_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q61_reg is absorbed into DSP tmp_261_reg_45194_reg.
DSP Report: register tmp_261_reg_45194_reg is absorbed into DSP tmp_261_reg_45194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP tmp_261_reg_45194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U895/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_285_reg_45319_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q50_reg is absorbed into DSP tmp_285_reg_45319_reg.
DSP Report: register tmp_285_reg_45319_reg is absorbed into DSP tmp_285_reg_45319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP tmp_285_reg_45319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U907/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_289_reg_45339_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q48_reg is absorbed into DSP tmp_289_reg_45339_reg.
DSP Report: register tmp_289_reg_45339_reg is absorbed into DSP tmp_289_reg_45339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP tmp_289_reg_45339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U909/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_295_reg_45369_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q46_reg is absorbed into DSP tmp_295_reg_45369_reg.
DSP Report: register tmp_295_reg_45369_reg is absorbed into DSP tmp_295_reg_45369_reg.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP tmp_295_reg_45369_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_401_reg_47329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U912/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_291_reg_45349_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q47_reg is absorbed into DSP tmp_291_reg_45349_reg.
DSP Report: register tmp_291_reg_45349_reg is absorbed into DSP tmp_291_reg_45349_reg.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP tmp_291_reg_45349_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_398_reg_47314_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U910/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_279_reg_45289_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q53_reg is absorbed into DSP tmp_279_reg_45289_reg.
DSP Report: register tmp_279_reg_45289_reg is absorbed into DSP tmp_279_reg_45289_reg.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP tmp_279_reg_45289_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U904/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_297_reg_45384_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q45_reg is absorbed into DSP tmp_297_reg_45384_reg.
DSP Report: register tmp_297_reg_45384_reg is absorbed into DSP tmp_297_reg_45384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP tmp_297_reg_45384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U913/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_283_reg_45309_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q51_reg is absorbed into DSP tmp_283_reg_45309_reg.
DSP Report: register tmp_283_reg_45309_reg is absorbed into DSP tmp_283_reg_45309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP tmp_283_reg_45309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U906/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_293_reg_45364_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_293_reg_45364_reg is absorbed into DSP tmp_293_reg_45364_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U511/tmp_product is absorbed into DSP tmp_293_reg_45364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U911/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_reg_45329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q49_reg is absorbed into DSP tmp_287_reg_45329_reg.
DSP Report: register tmp_287_reg_45329_reg is absorbed into DSP tmp_287_reg_45329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP tmp_287_reg_45329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U908/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_281_reg_45299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q52_reg is absorbed into DSP tmp_281_reg_45299_reg.
DSP Report: register tmp_281_reg_45299_reg is absorbed into DSP tmp_281_reg_45299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP tmp_281_reg_45299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U905/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_305_reg_45424_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q41_reg is absorbed into DSP tmp_305_reg_45424_reg.
DSP Report: register tmp_305_reg_45424_reg is absorbed into DSP tmp_305_reg_45424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP tmp_305_reg_45424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U917/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_309_reg_45444_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q39_reg is absorbed into DSP tmp_309_reg_45444_reg.
DSP Report: register tmp_309_reg_45444_reg is absorbed into DSP tmp_309_reg_45444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP tmp_309_reg_45444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U919/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_315_reg_45474_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q37_reg is absorbed into DSP tmp_315_reg_45474_reg.
DSP Report: register tmp_315_reg_45474_reg is absorbed into DSP tmp_315_reg_45474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP tmp_315_reg_45474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_428_reg_47424_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U922/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_311_reg_45454_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q38_reg is absorbed into DSP tmp_311_reg_45454_reg.
DSP Report: register tmp_311_reg_45454_reg is absorbed into DSP tmp_311_reg_45454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP tmp_311_reg_45454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_425_reg_47409_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U920/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_299_reg_45394_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q44_reg is absorbed into DSP tmp_299_reg_45394_reg.
DSP Report: register tmp_299_reg_45394_reg is absorbed into DSP tmp_299_reg_45394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP tmp_299_reg_45394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U914/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_317_reg_45489_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q36_reg is absorbed into DSP tmp_317_reg_45489_reg.
DSP Report: register tmp_317_reg_45489_reg is absorbed into DSP tmp_317_reg_45489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP tmp_317_reg_45489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U923/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_303_reg_45414_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q42_reg is absorbed into DSP tmp_303_reg_45414_reg.
DSP Report: register tmp_303_reg_45414_reg is absorbed into DSP tmp_303_reg_45414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP tmp_303_reg_45414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U916/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_313_reg_45469_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_313_reg_45469_reg is absorbed into DSP tmp_313_reg_45469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U521/tmp_product is absorbed into DSP tmp_313_reg_45469_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U721/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U921/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_307_reg_45434_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q40_reg is absorbed into DSP tmp_307_reg_45434_reg.
DSP Report: register tmp_307_reg_45434_reg is absorbed into DSP tmp_307_reg_45434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP tmp_307_reg_45434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U918/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_301_reg_45404_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q43_reg is absorbed into DSP tmp_301_reg_45404_reg.
DSP Report: register tmp_301_reg_45404_reg is absorbed into DSP tmp_301_reg_45404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP tmp_301_reg_45404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U915/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_325_reg_45529_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q32_reg is absorbed into DSP tmp_325_reg_45529_reg.
DSP Report: register tmp_325_reg_45529_reg is absorbed into DSP tmp_325_reg_45529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP tmp_325_reg_45529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U927/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_329_reg_45549_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q30_reg is absorbed into DSP tmp_329_reg_45549_reg.
DSP Report: register tmp_329_reg_45549_reg is absorbed into DSP tmp_329_reg_45549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP tmp_329_reg_45549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U929/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_333_reg_45574_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q28_reg is absorbed into DSP tmp_333_reg_45574_reg.
DSP Report: register tmp_333_reg_45574_reg is absorbed into DSP tmp_333_reg_45574_reg.
DSP Report: operator mul_16s_15s_26_1_1_U531/tmp_product is absorbed into DSP tmp_333_reg_45574_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_455_reg_47514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U931/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_331_reg_45559_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q29_reg is absorbed into DSP tmp_331_reg_45559_reg.
DSP Report: register tmp_331_reg_45559_reg is absorbed into DSP tmp_331_reg_45559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP tmp_331_reg_45559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_452_reg_47504_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U930/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_319_reg_45499_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q35_reg is absorbed into DSP tmp_319_reg_45499_reg.
DSP Report: register tmp_319_reg_45499_reg is absorbed into DSP tmp_319_reg_45499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP tmp_319_reg_45499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U924/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_337_reg_45594_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q27_reg is absorbed into DSP tmp_337_reg_45594_reg.
DSP Report: register tmp_337_reg_45594_reg is absorbed into DSP tmp_337_reg_45594_reg.
DSP Report: operator mul_16s_15s_26_1_1_U533/tmp_product is absorbed into DSP tmp_337_reg_45594_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U933/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_323_reg_45519_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q33_reg is absorbed into DSP tmp_323_reg_45519_reg.
DSP Report: register tmp_323_reg_45519_reg is absorbed into DSP tmp_323_reg_45519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP tmp_323_reg_45519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U926/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_335_reg_45589_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_335_reg_45589_reg is absorbed into DSP tmp_335_reg_45589_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U532/tmp_product is absorbed into DSP tmp_335_reg_45589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U932/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_327_reg_45539_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q31_reg is absorbed into DSP tmp_327_reg_45539_reg.
DSP Report: register tmp_327_reg_45539_reg is absorbed into DSP tmp_327_reg_45539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP tmp_327_reg_45539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_321_reg_45509_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q34_reg is absorbed into DSP tmp_321_reg_45509_reg.
DSP Report: register tmp_321_reg_45509_reg is absorbed into DSP tmp_321_reg_45509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP tmp_321_reg_45509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U925/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_345_reg_45634_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q23_reg is absorbed into DSP tmp_345_reg_45634_reg.
DSP Report: register tmp_345_reg_45634_reg is absorbed into DSP tmp_345_reg_45634_reg.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP tmp_345_reg_45634_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U937/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_349_reg_45654_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q21_reg is absorbed into DSP tmp_349_reg_45654_reg.
DSP Report: register tmp_349_reg_45654_reg is absorbed into DSP tmp_349_reg_45654_reg.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP tmp_349_reg_45654_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U939/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_353_reg_45679_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q19_reg is absorbed into DSP tmp_353_reg_45679_reg.
DSP Report: register tmp_353_reg_45679_reg is absorbed into DSP tmp_353_reg_45679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP tmp_353_reg_45679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_482_reg_47609_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U941/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_351_reg_45664_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q20_reg is absorbed into DSP tmp_351_reg_45664_reg.
DSP Report: register tmp_351_reg_45664_reg is absorbed into DSP tmp_351_reg_45664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP tmp_351_reg_45664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_479_reg_47599_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U940/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_339_reg_45604_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q26_reg is absorbed into DSP tmp_339_reg_45604_reg.
DSP Report: register tmp_339_reg_45604_reg is absorbed into DSP tmp_339_reg_45604_reg.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP tmp_339_reg_45604_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U934/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_357_reg_45699_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q18_reg is absorbed into DSP tmp_357_reg_45699_reg.
DSP Report: register tmp_357_reg_45699_reg is absorbed into DSP tmp_357_reg_45699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP tmp_357_reg_45699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U943/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_343_reg_45624_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q24_reg is absorbed into DSP tmp_343_reg_45624_reg.
DSP Report: register tmp_343_reg_45624_reg is absorbed into DSP tmp_343_reg_45624_reg.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP tmp_343_reg_45624_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U936/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_355_reg_45694_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_355_reg_45694_reg is absorbed into DSP tmp_355_reg_45694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP tmp_355_reg_45694_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U742/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U942/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_347_reg_45644_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q22_reg is absorbed into DSP tmp_347_reg_45644_reg.
DSP Report: register tmp_347_reg_45644_reg is absorbed into DSP tmp_347_reg_45644_reg.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP tmp_347_reg_45644_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U938/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_341_reg_45614_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q25_reg is absorbed into DSP tmp_341_reg_45614_reg.
DSP Report: register tmp_341_reg_45614_reg is absorbed into DSP tmp_341_reg_45614_reg.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP tmp_341_reg_45614_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U935/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_365_reg_45739_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q14_reg is absorbed into DSP tmp_365_reg_45739_reg.
DSP Report: register tmp_365_reg_45739_reg is absorbed into DSP tmp_365_reg_45739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP tmp_365_reg_45739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U947/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_369_reg_45759_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q12_reg is absorbed into DSP tmp_369_reg_45759_reg.
DSP Report: register tmp_369_reg_45759_reg is absorbed into DSP tmp_369_reg_45759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP tmp_369_reg_45759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U949/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_373_reg_45784_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q10_reg is absorbed into DSP tmp_373_reg_45784_reg.
DSP Report: register tmp_373_reg_45784_reg is absorbed into DSP tmp_373_reg_45784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP tmp_373_reg_45784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_509_reg_47704_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U951/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_371_reg_45769_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q11_reg is absorbed into DSP tmp_371_reg_45769_reg.
DSP Report: register tmp_371_reg_45769_reg is absorbed into DSP tmp_371_reg_45769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP tmp_371_reg_45769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_506_reg_47694_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U950/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_359_reg_45709_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q17_reg is absorbed into DSP tmp_359_reg_45709_reg.
DSP Report: register tmp_359_reg_45709_reg is absorbed into DSP tmp_359_reg_45709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP tmp_359_reg_45709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U944/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_375_reg_45799_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q9_reg is absorbed into DSP tmp_375_reg_45799_reg.
DSP Report: register tmp_375_reg_45799_reg is absorbed into DSP tmp_375_reg_45799_reg.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP tmp_375_reg_45799_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U952/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_363_reg_45729_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q15_reg is absorbed into DSP tmp_363_reg_45729_reg.
DSP Report: register tmp_363_reg_45729_reg is absorbed into DSP tmp_363_reg_45729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP tmp_363_reg_45729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U946/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_377_reg_45809_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_377_reg_45809_reg is absorbed into DSP tmp_377_reg_45809_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U553/tmp_product is absorbed into DSP tmp_377_reg_45809_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x11e0).
DSP Report: register mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U953/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_367_reg_45749_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q13_reg is absorbed into DSP tmp_367_reg_45749_reg.
DSP Report: register tmp_367_reg_45749_reg is absorbed into DSP tmp_367_reg_45749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP tmp_367_reg_45749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U948/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_361_reg_45719_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q16_reg is absorbed into DSP tmp_361_reg_45719_reg.
DSP Report: register tmp_361_reg_45719_reg is absorbed into DSP tmp_361_reg_45719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP tmp_361_reg_45719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U945/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_385_reg_45844_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q5_reg is absorbed into DSP tmp_385_reg_45844_reg.
DSP Report: register tmp_385_reg_45844_reg is absorbed into DSP tmp_385_reg_45844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP tmp_385_reg_45844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U957/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_389_reg_45864_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q3_reg is absorbed into DSP tmp_389_reg_45864_reg.
DSP Report: register tmp_389_reg_45864_reg is absorbed into DSP tmp_389_reg_45864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP tmp_389_reg_45864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U959/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_393_reg_45889_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q1_reg is absorbed into DSP tmp_393_reg_45889_reg.
DSP Report: register tmp_393_reg_45889_reg is absorbed into DSP tmp_393_reg_45889_reg.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP tmp_393_reg_45889_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_536_reg_47799_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U961/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_391_reg_45874_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q2_reg is absorbed into DSP tmp_391_reg_45874_reg.
DSP Report: register tmp_391_reg_45874_reg is absorbed into DSP tmp_391_reg_45874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP tmp_391_reg_45874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_533_reg_47789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U960/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_379_reg_45814_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q8_reg is absorbed into DSP tmp_379_reg_45814_reg.
DSP Report: register tmp_379_reg_45814_reg is absorbed into DSP tmp_379_reg_45814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP tmp_379_reg_45814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U954/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_395_reg_45904_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q0_reg is absorbed into DSP tmp_395_reg_45904_reg.
DSP Report: register tmp_395_reg_45904_reg is absorbed into DSP tmp_395_reg_45904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP tmp_395_reg_45904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U962/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_383_reg_45834_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q6_reg is absorbed into DSP tmp_383_reg_45834_reg.
DSP Report: register tmp_383_reg_45834_reg is absorbed into DSP tmp_383_reg_45834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP tmp_383_reg_45834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U956/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_397_reg_45914_reg, operation Mode is: (A*(B:0x3c614))'.
DSP Report: register tmp_397_reg_45914_reg is absorbed into DSP tmp_397_reg_45914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP tmp_397_reg_45914_reg.
DSP Report: Generating DSP mac_muladd_16s_13ns_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x1d0a).
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_13ns_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_13ns_26ns_26_1_1_U763/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ddea).
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U963/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_387_reg_45854_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q4_reg is absorbed into DSP tmp_387_reg_45854_reg.
DSP Report: register tmp_387_reg_45854_reg is absorbed into DSP tmp_387_reg_45854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP tmp_387_reg_45854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U958/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_381_reg_45824_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q7_reg is absorbed into DSP tmp_381_reg_45824_reg.
DSP Report: register tmp_381_reg_45824_reg is absorbed into DSP tmp_381_reg_45824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP tmp_381_reg_45824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U955/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_idx_reg_42145_reg[0] )
INFO: [Synth 8-3886] merging instance 'or_ln134_3_reg_40597_reg[0]' (FDE) to 'or_ln134_36_reg_41125_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O69[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O69[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O72[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O72[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O75[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O75[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O81[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O81[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O87[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O87[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O93[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O93[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O99[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O99[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O102[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O102[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_1_reg_7465_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_1_reg_7545_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_1_reg_7545_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_1_reg_7465_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\agg_tmp_i_i_i139_i_i_reg_7460_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\agg_tmp_i_i_i_i_i_reg_7400_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\reg_2450_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\agg_tmp_i_i_reg_7620_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_10_fu_1290_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_9_fu_1286_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_8_fu_1282_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_7_fu_1278_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_6_fu_1274_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_5_fu_1270_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_4_fu_1266_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_3_fu_1262_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_2_fu_1258_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_1_fu_1254_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 4235.160 ; gain = 1802.355 ; free physical = 669882 ; free virtual = 942067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3cae2)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | A*(B:0x762)      | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | A*(B:0x3e5ac)    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3686))'  | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2)  | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x11e0)  | 16     | 14     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*(B:0x3c614))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*(B:0x1d0a)   | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 4235.160 ; gain = 1802.355 ; free physical = 669954 ; free virtual = 942191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:32 . Memory (MB): peak = 4243.172 ; gain = 1810.367 ; free physical = 669782 ; free virtual = 942025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:42 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 670437 ; free virtual = 942747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:42 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 670670 ; free virtual = 942980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 670226 ; free virtual = 942536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:47 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 670570 ; free virtual = 942879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:47 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 670533 ; free virtual = 942843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:48 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 669788 ; free virtual = 942097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_12ns_26_1_1                                                     | (A*B)'      | 15     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_14s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B)'      | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                 | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   650|
|3     |DSP48E2         |   246|
|4     |DSP_ALU         |   654|
|5     |DSP_A_B_DATA    |   654|
|6     |DSP_C_DATA      |   654|
|7     |DSP_MULTIPLIER  |   654|
|8     |DSP_M_DATA      |   654|
|9     |DSP_OUTPUT      |   654|
|10    |DSP_PREADD      |   654|
|11    |DSP_PREADD_DATA |   654|
|12    |LUT1            |   121|
|13    |LUT2            |  3145|
|14    |LUT3            |  4145|
|15    |LUT4            |  8109|
|16    |LUT5            |  6655|
|17    |LUT6            |  9253|
|18    |MUXF7           |   188|
|19    |MUXF8           |    59|
|20    |FDRE            |  8522|
|21    |FDSE            |   303|
|22    |IBUF            |  1604|
|23    |OBUF            |   343|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                                                                                                      |Cells |
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                                                                                                            | 48576|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                |   320|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                     |    59|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1288                                                                                                                                       |    49|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                   |    68|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1287                                                                                                                                       |    59|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                   |    59|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1286                                                                                                                                       |    49|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                   |    58|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1285                                                                                                                                       |    49|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                   |    68|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1284                                                                                                                                       |    59|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                   |    58|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1283                                                                                                                                       |    49|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                   |    61|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1282                                                                                                                                       |    49|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                   |    68|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1281                                                                                                                                       |    59|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                   |    58|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1280                                                                                                                                       |    49|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                   |    58|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1279                                                                                                                                       |    49|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                   |    68|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1278                                                                                                                                       |    59|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                  |    68|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1277                                                                                                                                       |    59|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                  |    58|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1276                                                                                                                                       |    49|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                  |    60|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1275                                                                                                                                       |    49|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                  |    68|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1274                                                                                                                                       |    59|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                  |    58|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1273                                                                                                                                       |    49|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                  |    60|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1272                                                                                                                                       |    49|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                  |    71|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1271                                                                                                                                       |    59|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                  |    58|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1270                                                                                                                                       |    49|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                  |    58|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1269                                                                                                                                       |    49|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                  |    68|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1268                                                                                                                                       |    59|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                  |    60|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1267                                                                                                                                       |    49|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                  |    59|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1266                                                                                                                                       |    49|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                  |    60|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1265                                                                                                                                       |    49|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                  |    69|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1264                                                                                                                                       |    59|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                  |    58|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1263                                                                                                                                       |    49|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                  |    61|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1262                                                                                                                                       |    49|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                  |    68|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1261                                                                                                                                       |    59|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                  |    60|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1260                                                                                                                                       |    49|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                  |    60|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1259                                                                                                                                       |    49|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                  |    76|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1258                                                                                                                                       |    65|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                  |    76|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1257                                                                                                                                       |    65|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                  |    75|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1256                                                                                                                                       |    65|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                  |    75|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1255                                                                                                                                       |    65|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                  |    74|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1254                                                                                                                                       |    65|
|73    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                  |    76|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1253                                                                                                                                       |    65|
|75    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                  |    76|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1252                                                                                                                                       |    65|
|77    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                  |    75|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1251                                                                                                                                       |    65|
|79    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                  |    74|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1250                                                                                                                                       |    65|
|81    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                  |    74|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1249                                                                                                                                       |    65|
|83    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                  |    75|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1248                                                                                                                                       |    65|
|85    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                  |    74|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1247                                                                                                                                       |    65|
|87    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                  |    76|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1246                                                                                                                                       |    65|
|89    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                  |    74|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1245                                                                                                                                       |    65|
|91    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                  |    75|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1244                                                                                                                                       |    65|
|93    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                  |    74|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1243                                                                                                                                       |    65|
|95    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                  |    74|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1242                                                                                                                                       |    65|
|97    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                  |    75|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1241                                                                                                                                       |    65|
|99    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                  |    75|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1240                                                                                                                                       |    65|
|101   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                  |    77|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1239                                                                                                                                       |    65|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                  |    57|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1238                                                                                                                                       |    48|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                  |    58|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1237                                                                                                                                       |    48|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                  |    57|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1236                                                                                                                                       |    48|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                  |    57|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1235                                                                                                                                       |    48|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                  |    60|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1234                                                                                                                                       |    48|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                  |    57|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1233                                                                                                                                       |    48|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                  |    59|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1232                                                                                                                                       |    48|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                  |    57|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1231                                                                                                                                       |    48|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                  |    57|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1230                                                                                                                                       |    48|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                  |    57|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                            |    48|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                      |   104|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1229                                                                                                                                        |    94|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                                                                                                   |    84|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1228                                                                                                                                        |    75|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                                                                                                   |   120|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1227                                                                                                                                        |   111|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                                                                                                   |    89|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1226                                                                                                                                        |    79|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                                                                                                   |   100|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1225                                                                                                                                        |    91|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                                                                                                   |   100|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1224                                                                                                                                        |    91|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                                                                                                   |   117|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1223                                                                                                                                        |   108|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                                                                                                   |    94|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1222                                                                                                                                        |    84|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                                                                                                   |   116|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1221                                                                                                                                        |   106|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                                                                                                   |   105|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1220                                                                                                                                        |    96|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                                                                                                                   |    84|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1219                                                                                                                                        |    75|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                                                                                                                   |   105|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1218                                                                                                                                        |    96|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                                                                                                                   |   109|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1217                                                                                                                                        |   100|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                                                                                                                   |   117|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1216                                                                                                                                        |   105|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                                                                                                                   |    96|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1215                                                                                                                                        |    86|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                                                                                                                   |   106|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1214                                                                                                                                        |    97|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                                                                                                                   |   104|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1213                                                                                                                                        |    94|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                                                                                                                   |   119|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1212                                                                                                                                        |   110|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                                                                                                                   |    70|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1211                                                                                                                                        |    61|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                                                                                                                   |   108|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1210                                                                                                                                        |    99|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                                                                                                   |   122|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1209                                                                                                                                        |   113|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                   |    53|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1208                                                                                                                                        |    43|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                   |   130|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1207                                                                                                                                        |   121|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                   |    66|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1206                                                                                                                                        |    57|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                   |   115|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1205                                                                                                                                        |   106|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                   |    67|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1204                                                                                                                                        |    58|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                   |   122|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1203                                                                                                                                        |   111|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                   |    83|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1202                                                                                                                                        |    73|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                   |    88|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1201                                                                                                                                        |    78|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                   |    69|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1200                                                                                                                                        |    60|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                   |   137|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1199                                                                                                                                        |   128|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                   |    76|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1198                                                                                                                                        |    67|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                   |   131|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1197                                                                                                                                        |   122|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                   |    83|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1196                                                                                                                                        |    73|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                   |   117|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1195                                                                                                                                        |   108|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                   |    73|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1194                                                                                                                                        |    64|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                   |   124|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1193                                                                                                                                        |   114|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                   |    70|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1192                                                                                                                                        |    61|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                   |   173|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1191                                                                                                                                        |   162|
|201   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                   |    56|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                             |    46|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s                                                                                                | 13094|
|204   |    mul_16s_12ns_26_1_1_U113                                          |hls_dummy_mul_16s_12ns_26_1_1                                                                                                                                               |    91|
|205   |    mul_16s_12ns_26_1_1_U144                                          |hls_dummy_mul_16s_12ns_26_1_1_894                                                                                                                                           |    91|
|206   |    mul_16s_12ns_26_1_1_U175                                          |hls_dummy_mul_16s_12ns_26_1_1_895                                                                                                                                           |    91|
|207   |    mul_16s_12ns_26_1_1_U20                                           |hls_dummy_mul_16s_12ns_26_1_1_896                                                                                                                                           |    91|
|208   |    mul_16s_12ns_26_1_1_U206                                          |hls_dummy_mul_16s_12ns_26_1_1_897                                                                                                                                           |    91|
|209   |    mul_16s_12ns_26_1_1_U237                                          |hls_dummy_mul_16s_12ns_26_1_1_898                                                                                                                                           |    91|
|210   |    mul_16s_12ns_26_1_1_U268                                          |hls_dummy_mul_16s_12ns_26_1_1_899                                                                                                                                           |    91|
|211   |    mul_16s_12ns_26_1_1_U299                                          |hls_dummy_mul_16s_12ns_26_1_1_900                                                                                                                                           |    91|
|212   |    mul_16s_12ns_26_1_1_U51                                           |hls_dummy_mul_16s_12ns_26_1_1_901                                                                                                                                           |    91|
|213   |    mul_16s_12ns_26_1_1_U82                                           |hls_dummy_mul_16s_12ns_26_1_1_902                                                                                                                                           |    91|
|214   |    mul_16s_14s_26_1_1_U123                                           |hls_dummy_mul_16s_14s_26_1_1                                                                                                                                                |    87|
|215   |    mul_16s_14s_26_1_1_U154                                           |hls_dummy_mul_16s_14s_26_1_1_903                                                                                                                                            |    88|
|216   |    mul_16s_14s_26_1_1_U185                                           |hls_dummy_mul_16s_14s_26_1_1_904                                                                                                                                            |    87|
|217   |    mul_16s_14s_26_1_1_U216                                           |hls_dummy_mul_16s_14s_26_1_1_905                                                                                                                                            |    87|
|218   |    mul_16s_14s_26_1_1_U247                                           |hls_dummy_mul_16s_14s_26_1_1_906                                                                                                                                            |    87|
|219   |    mul_16s_14s_26_1_1_U278                                           |hls_dummy_mul_16s_14s_26_1_1_907                                                                                                                                            |    87|
|220   |    mul_16s_14s_26_1_1_U30                                            |hls_dummy_mul_16s_14s_26_1_1_908                                                                                                                                            |    87|
|221   |    mul_16s_14s_26_1_1_U309                                           |hls_dummy_mul_16s_14s_26_1_1_909                                                                                                                                            |    87|
|222   |    mul_16s_14s_26_1_1_U61                                            |hls_dummy_mul_16s_14s_26_1_1_910                                                                                                                                            |    87|
|223   |    mul_16s_14s_26_1_1_U92                                            |hls_dummy_mul_16s_14s_26_1_1_911                                                                                                                                            |    87|
|224   |    mul_16s_15s_26_1_1_U10                                            |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                |    88|
|225   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1_912                                                                                                                                            |    18|
|226   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_913                                                                                                                                            |    18|
|227   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_914                                                                                                                                            |    16|
|228   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_915                                                                                                                                            |    88|
|229   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_916                                                                                                                                            |    59|
|230   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_917                                                                                                                                            |    18|
|231   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_918                                                                                                                                            |    16|
|232   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_919                                                                                                                                            |    48|
|233   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_920                                                                                                                                            |    15|
|234   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_921                                                                                                                                            |    59|
|235   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_922                                                                                                                                            |    18|
|236   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_923                                                                                                                                            |    16|
|237   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_924                                                                                                                                            |    18|
|238   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_925                                                                                                                                            |    16|
|239   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_926                                                                                                                                            |    59|
|240   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_927                                                                                                                                            |    18|
|241   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_928                                                                                                                                            |    16|
|242   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_929                                                                                                                                            |    48|
|243   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_930                                                                                                                                            |    15|
|244   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_931                                                                                                                                            |    59|
|245   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_932                                                                                                                                            |    18|
|246   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_933                                                                                                                                            |    16|
|247   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_934                                                                                                                                            |    18|
|248   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_935                                                                                                                                            |    16|
|249   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_936                                                                                                                                            |    59|
|250   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_937                                                                                                                                            |    18|
|251   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_938                                                                                                                                            |    16|
|252   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_939                                                                                                                                            |    48|
|253   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_940                                                                                                                                            |    15|
|254   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_941                                                                                                                                            |    59|
|255   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_942                                                                                                                                            |    16|
|256   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_943                                                                                                                                            |    23|
|257   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26    |     8|
|258   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_944                                                                                                                                            |    18|
|259   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_945                                                                                                                                            |    16|
|260   |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_946                                                                                                                                            |    59|
|261   |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_947                                                                                                                                            |    88|
|262   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_948                                                                                                                                            |    18|
|263   |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_949                                                                                                                                            |    16|
|264   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_950                                                                                                                                            |    48|
|265   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_951                                                                                                                                            |    15|
|266   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_952                                                                                                                                            |    59|
|267   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_953                                                                                                                                            |    59|
|268   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_954                                                                                                                                            |    23|
|269   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24    |     8|
|270   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_955                                                                                                                                            |    18|
|271   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_956                                                                                                                                            |    16|
|272   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_957                                                                                                                                            |    59|
|273   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_958                                                                                                                                            |    18|
|274   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_959                                                                                                                                            |    16|
|275   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_960                                                                                                                                            |    48|
|276   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_961                                                                                                                                            |    15|
|277   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_962                                                                                                                                            |    59|
|278   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_963                                                                                                                                            |    18|
|279   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_964                                                                                                                                            |    25|
|280   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16    |     8|
|281   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_965                                                                                                                                            |    25|
|282   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__1                                                           |     8|
|283   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_966                                                                                                                                            |    23|
|284   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__20                                                          |     8|
|285   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_967                                                                                                                                            |    66|
|286   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__26                                                          |     8|
|287   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_968                                                                                                                                            |    25|
|288   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__15                                                          |     8|
|289   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_969                                                                                                                                            |    23|
|290   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__21                                                          |     8|
|291   |    mul_16s_15s_26_1_1_U157                                           |hls_dummy_mul_16s_15s_26_1_1_970                                                                                                                                            |    48|
|292   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_971                                                                                                                                            |    15|
|293   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_972                                                                                                                                            |    66|
|294   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__25                                                          |     8|
|295   |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_973                                                                                                                                            |    16|
|296   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_974                                                                                                                                            |    16|
|297   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_975                                                                                                                                            |    18|
|298   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_976                                                                                                                                            |    16|
|299   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_977                                                                                                                                            |    59|
|300   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_978                                                                                                                                            |    18|
|301   |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_979                                                                                                                                            |    88|
|302   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_980                                                                                                                                            |    16|
|303   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_981                                                                                                                                            |    48|
|304   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_982                                                                                                                                            |    15|
|305   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_983                                                                                                                                            |    59|
|306   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_984                                                                                                                                            |    48|
|307   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_985                                                                                                                                            |    16|
|308   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_986                                                                                                                                            |    18|
|309   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_987                                                                                                                                            |    16|
|310   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_988                                                                                                                                            |    59|
|311   |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_989                                                                                                                                            |    18|
|312   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_990                                                                                                                                            |    16|
|313   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_991                                                                                                                                            |    48|
|314   |    mul_16s_15s_26_1_1_U178                                           |hls_dummy_mul_16s_15s_26_1_1_992                                                                                                                                            |    15|
|315   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_993                                                                                                                                            |    59|
|316   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_994                                                                                                                                            |    15|
|317   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_995                                                                                                                                            |    18|
|318   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_996                                                                                                                                            |    18|
|319   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_997                                                                                                                                            |    16|
|320   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_998                                                                                                                                            |    59|
|321   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_999                                                                                                                                            |    18|
|322   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_1000                                                                                                                                           |    16|
|323   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_1001                                                                                                                                           |    48|
|324   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_1002                                                                                                                                           |    15|
|325   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_1003                                                                                                                                           |    59|
|326   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_1004                                                                                                                                           |    59|
|327   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_1005                                                                                                                                           |    25|
|328   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5     |     8|
|329   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_1006                                                                                                                                           |    18|
|330   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_1007                                                                                                                                           |    16|
|331   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_1008                                                                                                                                           |    66|
|332   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__9                                                           |     8|
|333   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_1009                                                                                                                                           |    25|
|334   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__17                                                          |     8|
|335   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_1010                                                                                                                                           |    23|
|336   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__30                                                          |     8|
|337   |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_1011                                                                                                                                           |    88|
|338   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_1012                                                                                                                                           |    48|
|339   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_1013                                                                                                                                           |    15|
|340   |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_1014                                                                                                                                           |    59|
|341   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_1015                                                                                                                                           |    16|
|342   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_1016                                                                                                                                           |    18|
|343   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_1017                                                                                                                                           |    16|
|344   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_1018                                                                                                                                           |    66|
|345   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__33                                                          |     8|
|346   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_1019                                                                                                                                           |    25|
|347   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__18                                                          |     8|
|348   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_1020                                                                                                                                           |    23|
|349   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__14                                                          |     8|
|350   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_1021                                                                                                                                           |    48|
|351   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_1022                                                                                                                                           |    15|
|352   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_1023                                                                                                                                           |    59|
|353   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_1024                                                                                                                                           |    16|
|354   |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_1025                                                                                                                                           |    16|
|355   |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_1026                                                                                                                                           |    18|
|356   |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_1027                                                                                                                                           |    16|
|357   |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_1028                                                                                                                                           |    59|
|358   |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_1029                                                                                                                                           |    18|
|359   |    mul_16s_15s_26_1_1_U215                                           |hls_dummy_mul_16s_15s_26_1_1_1030                                                                                                                                           |    16|
|360   |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_1031                                                                                                                                           |    48|
|361   |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_1032                                                                                                                                           |    15|
|362   |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_1033                                                                                                                                           |    59|
|363   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_1034                                                                                                                                           |    18|
|364   |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_1035                                                                                                                                           |    25|
|365   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10    |     8|
|366   |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_1036                                                                                                                                           |    25|
|367   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__19                                                          |     8|
|368   |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_1037                                                                                                                                           |    23|
|369   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__35                                                          |     8|
|370   |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_1038                                                                                                                                           |    59|
|371   |    mul_16s_15s_26_1_1_U224                                           |hls_dummy_mul_16s_15s_26_1_1_1039                                                                                                                                           |    18|
|372   |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_1040                                                                                                                                           |    16|
|373   |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_1041                                                                                                                                           |    55|
|374   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__5                                                           |     8|
|375   |    mul_16s_15s_26_1_1_U227                                           |hls_dummy_mul_16s_15s_26_1_1_1042                                                                                                                                           |    88|
|376   |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_1043                                                                                                                                           |    22|
|377   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__40                                                          |     8|
|378   |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_1044                                                                                                                                           |    66|
|379   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__16                                                          |     8|
|380   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_1045                                                                                                                                           |    16|
|381   |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_1046                                                                                                                                           |    16|
|382   |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_1047                                                                                                                                           |    25|
|383   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__11                                                          |     8|
|384   |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_1048                                                                                                                                           |    23|
|385   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__8                                                           |     8|
|386   |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_1049                                                                                                                                           |    59|
|387   |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_1050                                                                                                                                           |    18|
|388   |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_1051                                                                                                                                           |    16|
|389   |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_1052                                                                                                                                           |    48|
|390   |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_1053                                                                                                                                           |    15|
|391   |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_1054                                                                                                                                           |    66|
|392   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__3                                                           |     8|
|393   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_1055                                                                                                                                           |    59|
|394   |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_1056                                                                                                                                           |    16|
|395   |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_1057                                                                                                                                           |    25|
|396   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__12                                                          |     8|
|397   |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_1058                                                                                                                                           |    23|
|398   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__7                                                           |     8|
|399   |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_1059                                                                                                                                           |    59|
|400   |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_1060                                                                                                                                           |    18|
|401   |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_1061                                                                                                                                           |    16|
|402   |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_1062                                                                                                                                           |    48|
|403   |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_1063                                                                                                                                           |    15|
|404   |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_1064                                                                                                                                           |    66|
|405   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__10                                                          |     8|
|406   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_1065                                                                                                                                           |    18|
|407   |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_1066                                                                                                                                           |    23|
|408   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22    |     8|
|409   |    mul_16s_15s_26_1_1_U251                                           |hls_dummy_mul_16s_15s_26_1_1_1067                                                                                                                                           |    25|
|410   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__28                                                          |     8|
|411   |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_1068                                                                                                                                           |    23|
|412   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__37                                                          |     8|
|413   |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_1069                                                                                                                                           |    59|
|414   |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_1070                                                                                                                                           |    18|
|415   |    mul_16s_15s_26_1_1_U255                                           |hls_dummy_mul_16s_15s_26_1_1_1071                                                                                                                                           |    16|
|416   |    mul_16s_15s_26_1_1_U256                                           |hls_dummy_mul_16s_15s_26_1_1_1072                                                                                                                                           |    48|
|417   |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_1073                                                                                                                                           |    15|
|418   |    mul_16s_15s_26_1_1_U258                                           |hls_dummy_mul_16s_15s_26_1_1_1074                                                                                                                                           |    88|
|419   |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_1075                                                                                                                                           |    66|
|420   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__39                                                          |     8|
|421   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_1076                                                                                                                                           |    16|
|422   |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_1077                                                                                                                                           |    23|
|423   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33    |     8|
|424   |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_1078                                                                                                                                           |    18|
|425   |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_1079                                                                                                                                           |    16|
|426   |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_1080                                                                                                                                           |    59|
|427   |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_1081                                                                                                                                           |    18|
|428   |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_1082                                                                                                                                           |    16|
|429   |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_1083                                                                                                                                           |    48|
|430   |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_1084                                                                                                                                           |    15|
|431   |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_1085                                                                                                                                           |    59|
|432   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_1086                                                                                                                                           |    48|
|433   |    mul_16s_15s_26_1_1_U270                                           |hls_dummy_mul_16s_15s_26_1_1_1087                                                                                                                                           |    25|
|434   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28    |     8|
|435   |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_1088                                                                                                                                           |    18|
|436   |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_1089                                                                                                                                           |    16|
|437   |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_1090                                                                                                                                           |    59|
|438   |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_1091                                                                                                                                           |    18|
|439   |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_1092                                                                                                                                           |    16|
|440   |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_1093                                                                                                                                           |    48|
|441   |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_1094                                                                                                                                           |    15|
|442   |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_1095                                                                                                                                           |    59|
|443   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_1096                                                                                                                                           |    15|
|444   |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_1097                                                                                                                                           |    18|
|445   |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_1098                                                                                                                                           |    18|
|446   |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_1099                                                                                                                                           |    16|
|447   |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_1100                                                                                                                                           |    59|
|448   |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_1101                                                                                                                                           |    18|
|449   |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_1102                                                                                                                                           |    16|
|450   |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_1103                                                                                                                                           |    48|
|451   |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_1104                                                                                                                                           |    15|
|452   |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_1105                                                                                                                                           |    59|
|453   |    mul_16s_15s_26_1_1_U289                                           |hls_dummy_mul_16s_15s_26_1_1_1106                                                                                                                                           |    88|
|454   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_1107                                                                                                                                           |    59|
|455   |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_1108                                                                                                                                           |    16|
|456   |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_1109                                                                                                                                           |    18|
|457   |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_1110                                                                                                                                           |    16|
|458   |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_1111                                                                                                                                           |    59|
|459   |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_1112                                                                                                                                           |    18|
|460   |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_1113                                                                                                                                           |    16|
|461   |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_1114                                                                                                                                           |    48|
|462   |    mul_16s_15s_26_1_1_U297                                           |hls_dummy_mul_16s_15s_26_1_1_1115                                                                                                                                           |    15|
|463   |    mul_16s_15s_26_1_1_U298                                           |hls_dummy_mul_16s_15s_26_1_1_1116                                                                                                                                           |    59|
|464   |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_1117                                                                                                                                           |    16|
|465   |    mul_16s_15s_26_1_1_U301                                           |hls_dummy_mul_16s_15s_26_1_1_1118                                                                                                                                           |    18|
|466   |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_1119                                                                                                                                           |    16|
|467   |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_1120                                                                                                                                           |    59|
|468   |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_1121                                                                                                                                           |    18|
|469   |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_1122                                                                                                                                           |    16|
|470   |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_1123                                                                                                                                           |    48|
|471   |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_1124                                                                                                                                           |    15|
|472   |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_1125                                                                                                                                           |    59|
|473   |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_1126                                                                                                                                           |    16|
|474   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_1127                                                                                                                                           |    18|
|475   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_1128                                                                                                                                           |    16|
|476   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_1129                                                                                                                                           |    59|
|477   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_1130                                                                                                                                           |    18|
|478   |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_1131                                                                                                                                           |    16|
|479   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_1132                                                                                                                                           |    48|
|480   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_1133                                                                                                                                           |    15|
|481   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_1134                                                                                                                                           |    59|
|482   |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_1135                                                                                                                                           |    18|
|483   |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_1136                                                                                                                                           |    88|
|484   |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_1137                                                                                                                                           |    18|
|485   |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_1138                                                                                                                                           |    16|
|486   |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_1139                                                                                                                                           |    59|
|487   |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_1140                                                                                                                                           |    18|
|488   |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_1141                                                                                                                                           |    16|
|489   |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_1142                                                                                                                                           |    48|
|490   |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_1143                                                                                                                                           |    15|
|491   |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_1144                                                                                                                                           |    59|
|492   |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_1145                                                                                                                                           |    16|
|493   |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_1146                                                                                                                                           |    18|
|494   |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_1147                                                                                                                                           |    16|
|495   |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_1148                                                                                                                                           |    59|
|496   |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_1149                                                                                                                                           |    18|
|497   |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_1150                                                                                                                                           |    16|
|498   |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_1151                                                                                                                                           |    48|
|499   |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_1152                                                                                                                                           |    15|
|500   |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_1153                                                                                                                                           |    59|
|501   |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_1154                                                                                                                                           |    16|
|502   |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_1155                                                                                                                                           |    18|
|503   |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_1156                                                                                                                                           |    16|
|504   |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_1157                                                                                                                                           |    59|
|505   |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_1158                                                                                                                                           |    18|
|506   |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_1159                                                                                                                                           |    16|
|507   |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_1160                                                                                                                                           |    48|
|508   |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_1161                                                                                                                                           |    15|
|509   |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_1162                                                                                                                                           |    59|
|510   |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_1163                                                                                                                                           |    23|
|511   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19    |     8|
|512   |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_1164                                                                                                                                           |    25|
|513   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__13                                                          |     8|
|514   |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_1165                                                                                                                                           |    88|
|515   |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_1166                                                                                                                                           |    23|
|516   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__27                                                          |     8|
|517   |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_1167                                                                                                                                           |    66|
|518   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__32                                                          |     8|
|519   |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_1168                                                                                                                                           |    25|
|520   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__34                                                          |     8|
|521   |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_1169                                                                                                                                           |    23|
|522   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__36                                                          |     8|
|523   |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_1170                                                                                                                                           |    55|
|524   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__31                                                          |     8|
|525   |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_1171                                                                                                                                           |    22|
|526   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__22                                                          |     8|
|527   |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_1172                                                                                                                                           |    66|
|528   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__23                                                          |     8|
|529   |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_1173                                                                                                                                           |    23|
|530   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13    |     8|
|531   |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_1174                                                                                                                                           |    25|
|532   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__38                                                          |     8|
|533   |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_1175                                                                                                                                           |    23|
|534   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__2                                                           |     8|
|535   |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_1176                                                                                                                                           |    59|
|536   |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_1177                                                                                                                                           |    18|
|537   |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_1178                                                                                                                                           |    16|
|538   |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_1179                                                                                                                                           |    48|
|539   |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_1180                                                                                                                                           |    15|
|540   |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_1181                                                                                                                                           |    66|
|541   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__29                                                          |     8|
|542   |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_1182                                                                                                                                           |    25|
|543   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36    |     8|
|544   |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_1183                                                                                                                                           |    25|
|545   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__24                                                          |     8|
|546   |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_1184                                                                                                                                           |    23|
|547   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__4                                                           |     8|
|548   |    mul_16s_15s_26_1_1_U94                                            |hls_dummy_mul_16s_15s_26_1_1_1185                                                                                                                                           |    66|
|549   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__42                                                          |     8|
|550   |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_1186                                                                                                                                           |    25|
|551   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel                                                              |     8|
|552   |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_1187                                                                                                                                           |    23|
|553   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__41                                                          |     8|
|554   |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_1188                                                                                                                                           |    48|
|555   |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_1189                                                                                                                                           |    15|
|556   |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_1190                                                                                                                                           |    66|
|557   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0/mul_16s_15s_26_1_1_U95/tmp_product_funnel__6                                                           |     8|
|558   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s                                                                                                | 16335|
|559   |    tmp_4_reg_43824_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__23                                                                       |     8|
|560   |    tmp_8_reg_43834_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__15                                                                       |     8|
|561   |    tmp_s_reg_43844_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__129                                                                      |     8|
|562   |    tmp_3_reg_43854_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__126                                                                      |     8|
|563   |    tmp_11_reg_43874_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__81                                                                       |     8|
|564   |    tmp_13_reg_43884_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__112                                                                      |     8|
|565   |    tmp_15_reg_43899_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__110                                                                      |     8|
|566   |    tmp_21_reg_43929_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__157                                                                      |     8|
|567   |    tmp_23_reg_43939_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__62                                                                       |     8|
|568   |    tmp_25_reg_43949_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__115                                                                      |     8|
|569   |    tmp_27_reg_43959_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__78                                                                       |     8|
|570   |    tmp_31_reg_43979_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__160                                                                      |     8|
|571   |    tmp_33_reg_43989_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__21                                                                       |     8|
|572   |    tmp_35_reg_44004_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__72                                                                       |     8|
|573   |    tmp_81_reg_44249_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__6                                                                        |     8|
|574   |    tmp_83_reg_44259_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__3                                                                        |     8|
|575   |    tmp_85_reg_44264_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__16                                                                       |     8|
|576   |    tmp_87_reg_44274_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__59                                                                       |     8|
|577   |    tmp_89_reg_44284_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__95                                                                       |     8|
|578   |    tmp_91_reg_44294_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__136                                                                      |     8|
|579   |    tmp_97_reg_44334_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__138                                                                      |     8|
|580   |    tmp_101_reg_44354_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__178                                                                      |     8|
|581   |    tmp_103_reg_44364_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__6                                                                        |     8|
|582   |    tmp_105_reg_44369_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__2                                                                        |     8|
|583   |    tmp_107_reg_44379_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__7                                                                        |     8|
|584   |    tmp_109_reg_44389_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__166                                                                      |     8|
|585   |    tmp_111_reg_44399_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__133                                                                      |     8|
|586   |    tmp_117_reg_44439_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__11                                                                       |     8|
|587   |    tmp_139_reg_44554_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__96                                                                       |     8|
|588   |    tmp_145_reg_44584_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel                                                                           |     8|
|589   |    tmp_147_reg_44589_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__155                                                                      |     8|
|590   |    tmp_151_reg_44609_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__19                                                                       |     8|
|591   |    tmp_157_reg_44649_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__69                                                                       |     8|
|592   |    tmp_203_reg_44889_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__79                                                                       |     8|
|593   |    tmp_209_reg_44919_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__15                                                                       |     8|
|594   |    tmp_217_reg_44964_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__74                                                                       |     8|
|595   |    tmp_17_reg_43914_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__108                                                                      |     8|
|596   |    tmp_7_reg_43864_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__99                                                                       |     8|
|597   |    tmp_37_reg_44019_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__174                                                                      |     8|
|598   |    tmp_29_reg_43969_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__22                                                                       |     8|
|599   |    tmp_47_reg_44064_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__128                                                                      |     8|
|600   |    tmp_51_reg_44084_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__60                                                                       |     8|
|601   |    tmp_55_reg_44109_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__49                                                                       |     8|
|602   |    tmp_53_reg_44094_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__29                                                                       |     8|
|603   |    tmp_39_reg_44029_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__71                                                                       |     8|
|604   |    tmp_57_reg_44124_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__106                                                                      |     8|
|605   |    tmp_45_reg_44054_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__43                                                                       |     8|
|606   |    tmp_41_reg_44039_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__2                                                                        |     8|
|607   |    tmp_49_reg_44074_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__143                                                                      |     8|
|608   |    tmp_43_reg_44044_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__140                                                                      |     8|
|609   |    tmp_67_reg_44169_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__124                                                                      |     8|
|610   |    tmp_71_reg_44189_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__57                                                                       |     8|
|611   |    tmp_75_reg_44214_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__146                                                                      |     8|
|612   |    tmp_73_reg_44199_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__68                                                                       |     8|
|613   |    tmp_59_reg_44134_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__80                                                                       |     8|
|614   |    tmp_77_reg_44229_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__3                                                                        |     8|
|615   |    tmp_65_reg_44159_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__76                                                                       |     8|
|616   |    tmp_61_reg_44144_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__10                                                                       |     8|
|617   |    tmp_69_reg_44179_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__39                                                                       |     8|
|618   |    tmp_63_reg_44149_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__172                                                                      |     8|
|619   |    tmp_95_reg_44319_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__102                                                                      |     8|
|620   |    tmp_93_reg_44304_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__32                                                                       |     8|
|621   |    tmp_79_reg_44239_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__66                                                                       |     8|
|622   |    tmp_115_reg_44424_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__47                                                                       |     8|
|623   |    tmp_113_reg_44409_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__120                                                                      |     8|
|624   |    tmp_99_reg_44344_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__118                                                                      |     8|
|625   |    tmp_127_reg_44484_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__44                                                                       |     8|
|626   |    tmp_131_reg_44504_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__90                                                                       |     8|
|627   |    tmp_135_reg_44529_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__73                                                                       |     8|
|628   |    tmp_133_reg_44514_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__175                                                                      |     8|
|629   |    tmp_119_reg_44449_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__65                                                                       |     8|
|630   |    tmp_137_reg_44544_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__162                                                                      |     8|
|631   |    tmp_123_reg_44469_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__24                                                                       |     8|
|632   |    tmp_125_reg_44479_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__17                                                                       |     8|
|633   |    tmp_129_reg_44494_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__134                                                                      |     8|
|634   |    tmp_121_reg_44459_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__13                                                                       |     8|
|635   |    tmp_155_reg_44634_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__50                                                                       |     8|
|636   |    tmp_153_reg_44619_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__164                                                                      |     8|
|637   |    tmp_143_reg_44574_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__54                                                                       |     8|
|638   |    tmp_149_reg_44599_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__158                                                                      |     8|
|639   |    tmp_141_reg_44564_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__150                                                                      |     8|
|640   |    tmp_165_reg_44689_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__64                                                                       |     8|
|641   |    tmp_171_reg_44714_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__5                                                                        |     8|
|642   |    tmp_175_reg_44739_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__156                                                                      |     8|
|643   |    tmp_173_reg_44724_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__89                                                                       |     8|
|644   |    tmp_159_reg_44659_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__165                                                                      |     8|
|645   |    tmp_177_reg_44754_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__151                                                                      |     8|
|646   |    tmp_163_reg_44679_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__46                                                                       |     8|
|647   |    tmp_167_reg_44699_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__9                                                                        |     8|
|648   |    tmp_169_reg_44704_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__55                                                                       |     8|
|649   |    tmp_161_reg_44669_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__135                                                                      |     8|
|650   |    tmp_185_reg_44794_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__37                                                                       |     8|
|651   |    tmp_191_reg_44819_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__8                                                                        |     8|
|652   |    tmp_195_reg_44844_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__83                                                                       |     8|
|653   |    tmp_193_reg_44829_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__131                                                                      |     8|
|654   |    tmp_179_reg_44764_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__75                                                                       |     8|
|655   |    tmp_197_reg_44859_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__10                                                                       |     8|
|656   |    tmp_183_reg_44784_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__12                                                                       |     8|
|657   |    tmp_187_reg_44804_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__13                                                                       |     8|
|658   |    tmp_189_reg_44809_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__154                                                                      |     8|
|659   |    tmp_181_reg_44774_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__169                                                                      |     8|
|660   |    tmp_205_reg_44899_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__177                                                                      |     8|
|661   |    tmp_211_reg_44924_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__161                                                                      |     8|
|662   |    tmp_215_reg_44949_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__4                                                                        |     8|
|663   |    tmp_213_reg_44934_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__86                                                                       |     8|
|664   |    tmp_199_reg_44869_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__92                                                                       |     8|
|665   |    tmp_207_reg_44909_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__14                                                                       |     8|
|666   |    tmp_201_reg_44879_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__93                                                                       |     8|
|667   |    tmp_225_reg_45004_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__104                                                                      |     8|
|668   |    tmp_231_reg_45029_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__107                                                                      |     8|
|669   |    tmp_235_reg_45054_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__142                                                                      |     8|
|670   |    tmp_233_reg_45039_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__20                                                                       |     8|
|671   |    tmp_219_reg_44974_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__35                                                                       |     8|
|672   |    tmp_237_reg_45069_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__141                                                                      |     8|
|673   |    tmp_223_reg_44994_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__153                                                                      |     8|
|674   |    tmp_229_reg_45024_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__14                                                                       |     8|
|675   |    tmp_227_reg_45014_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__88                                                                       |     8|
|676   |    tmp_221_reg_44984_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__163                                                                      |     8|
|677   |    tmp_245_reg_45109_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__82                                                                       |     8|
|678   |    tmp_249_reg_45129_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__18                                                                       |     8|
|679   |    tmp_255_reg_45159_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__137                                                                      |     8|
|680   |    tmp_253_reg_45144_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel                                                                           |     8|
|681   |    tmp_239_reg_45079_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__85                                                                       |     8|
|682   |    tmp_257_reg_45174_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__152                                                                      |     8|
|683   |    tmp_243_reg_45099_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__53                                                                       |     8|
|684   |    tmp_251_reg_45139_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__7                                                                        |     8|
|685   |    tmp_247_reg_45119_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__63                                                                       |     8|
|686   |    tmp_241_reg_45089_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__159                                                                      |     8|
|687   |    tmp_265_reg_45214_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__77                                                                       |     8|
|688   |    tmp_269_reg_45234_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__27                                                                       |     8|
|689   |    tmp_275_reg_45264_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__58                                                                       |     8|
|690   |    tmp_273_reg_45249_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__17                                                                       |     8|
|691   |    tmp_259_reg_45184_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__9                                                                        |     8|
|692   |    tmp_277_reg_45279_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__148                                                                      |     8|
|693   |    tmp_263_reg_45204_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__97                                                                       |     8|
|694   |    tmp_271_reg_45244_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__8                                                                        |     8|
|695   |    tmp_267_reg_45224_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__31                                                                       |     8|
|696   |    tmp_261_reg_45194_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__26                                                                       |     8|
|697   |    tmp_285_reg_45319_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__123                                                                      |     8|
|698   |    tmp_289_reg_45339_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__116                                                                      |     8|
|699   |    tmp_295_reg_45369_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__105                                                                      |     8|
|700   |    tmp_291_reg_45349_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__52                                                                       |     8|
|701   |    tmp_279_reg_45289_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__1                                                                        |     8|
|702   |    tmp_297_reg_45384_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__176                                                                      |     8|
|703   |    tmp_283_reg_45309_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__170                                                                      |     8|
|704   |    tmp_293_reg_45364_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__16                                                                       |     8|
|705   |    tmp_287_reg_45329_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__122                                                                      |     8|
|706   |    tmp_281_reg_45299_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__51                                                                       |     8|
|707   |    tmp_305_reg_45424_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__42                                                                       |     8|
|708   |    tmp_309_reg_45444_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__36                                                                       |     8|
|709   |    tmp_315_reg_45474_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__28                                                                       |     8|
|710   |    tmp_311_reg_45454_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__168                                                                      |     8|
|711   |    tmp_299_reg_45394_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__121                                                                      |     8|
|712   |    tmp_317_reg_45489_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__113                                                                      |     8|
|713   |    tmp_303_reg_45414_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__103                                                                      |     8|
|714   |    tmp_313_reg_45469_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__11                                                                       |     8|
|715   |    tmp_307_reg_45434_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__41                                                                       |     8|
|716   |    tmp_301_reg_45404_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__34                                                                       |     8|
|717   |    tmp_325_reg_45529_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__48                                                                       |     8|
|718   |    tmp_329_reg_45549_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__40                                                                       |     8|
|719   |    tmp_333_reg_45574_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__33                                                                       |     8|
|720   |    tmp_331_reg_45559_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__173                                                                      |     8|
|721   |    tmp_319_reg_45499_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__127                                                                      |     8|
|722   |    tmp_337_reg_45594_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__119                                                                      |     8|
|723   |    tmp_323_reg_45519_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__111                                                                      |     8|
|724   |    tmp_335_reg_45589_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__12                                                                       |     8|
|725   |    tmp_327_reg_45539_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__45                                                                       |     8|
|726   |    tmp_321_reg_45509_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__38                                                                       |     8|
|727   |    tmp_345_reg_45634_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__30                                                                       |     8|
|728   |    tmp_349_reg_45654_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__25                                                                       |     8|
|729   |    tmp_353_reg_45679_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__70                                                                       |     8|
|730   |    tmp_351_reg_45664_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__132                                                                      |     8|
|731   |    tmp_339_reg_45604_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__67                                                                       |     8|
|732   |    tmp_357_reg_45699_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__61                                                                       |     8|
|733   |    tmp_343_reg_45624_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__56                                                                       |     8|
|734   |    tmp_355_reg_45694_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__1                                                                        |     8|
|735   |    tmp_347_reg_45644_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__144                                                                      |     8|
|736   |    tmp_341_reg_45614_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__139                                                                      |     8|
|737   |    tmp_365_reg_45739_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__114                                                                      |     8|
|738   |    tmp_369_reg_45759_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__149                                                                      |     8|
|739   |    tmp_373_reg_45784_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__147                                                                      |     8|
|740   |    tmp_371_reg_45769_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__179                                                                      |     8|
|741   |    tmp_359_reg_45709_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__98                                                                       |     8|
|742   |    tmp_375_reg_45799_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__91                                                                       |     8|
|743   |    tmp_363_reg_45729_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__84                                                                       |     8|
|744   |    tmp_377_reg_45809_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__4                                                                        |     8|
|745   |    tmp_367_reg_45749_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__167                                                                      |     8|
|746   |    tmp_361_reg_45719_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__125                                                                      |     8|
|747   |    tmp_385_reg_45844_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__117                                                                      |     8|
|748   |    tmp_389_reg_45864_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__109                                                                      |     8|
|749   |    tmp_393_reg_45889_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__100                                                                      |     8|
|750   |    tmp_391_reg_45874_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__94                                                                       |     8|
|751   |    tmp_379_reg_45814_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__101                                                                      |     8|
|752   |    tmp_395_reg_45904_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__145                                                                      |     8|
|753   |    tmp_383_reg_45834_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__87                                                                       |     8|
|754   |    tmp_397_reg_45914_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_145_reg_44584_reg_funnel__5                                                                        |     8|
|755   |    tmp_387_reg_45854_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__171                                                                      |     8|
|756   |    tmp_381_reg_45824_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/tmp_253_reg_45144_reg_funnel__130                                                                      |     8|
|757   |    tmp_19_reg_43924_reg                                              |tmp_reg_43819_reg_funnel__1                                                                                                                                                 |     8|
|758   |    tmp_reg_43819_reg                                                 |tmp_reg_43819_reg_funnel                                                                                                                                                    |     8|
|759   |    mac_muladd_16s_13ns_26ns_26_1_1_U574                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1                                                                                                                                   |     8|
|760   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_893                                                                                                                       |     8|
|761   |        p                                                             |\mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1                                                                         |     8|
|762   |    mac_muladd_16s_13ns_26ns_26_1_1_U595                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_98                                                                                                                                |     8|
|763   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_892                                                                                                                       |     8|
|764   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__16  |     8|
|765   |    mac_muladd_16s_13ns_26ns_26_1_1_U616                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_99                                                                                                                                |     8|
|766   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_891                                                                                                                       |     8|
|767   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel      |     8|
|768   |    mac_muladd_16s_13ns_26ns_26_1_1_U637                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_100                                                                                                                               |     8|
|769   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_890                                                                                                                       |     8|
|770   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__9   |     8|
|771   |    mac_muladd_16s_13ns_26ns_26_1_1_U658                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_101                                                                                                                               |     8|
|772   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_889                                                                                                                       |     8|
|773   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__5   |     8|
|774   |    mac_muladd_16s_13ns_26ns_26_1_1_U679                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_102                                                                                                                               |     8|
|775   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_888                                                                                                                       |     8|
|776   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__10  |     8|
|777   |    mac_muladd_16s_13ns_26ns_26_1_1_U700                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_103                                                                                                                               |     8|
|778   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_887                                                                                                                       |     8|
|779   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__11  |     8|
|780   |    mac_muladd_16s_13ns_26ns_26_1_1_U721                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_104                                                                                                                               |     8|
|781   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_886                                                                                                                       |     8|
|782   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__12  |     8|
|783   |    mac_muladd_16s_13ns_26ns_26_1_1_U742                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_105                                                                                                                               |     8|
|784   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_885                                                                                                                       |     8|
|785   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__2   |     8|
|786   |    mac_muladd_16s_13ns_26ns_26_1_1_U763                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_106                                                                                                                               |     8|
|787   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_884                                                                                                                       |     8|
|788   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__6   |     8|
|789   |    mac_muladd_16s_13ns_26ns_26_1_1_U764                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_107                                                                                                                               |    39|
|790   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_883                                                                                                                       |    39|
|791   |        p                                                             |\mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel                                                                          |     8|
|792   |    mac_muladd_16s_13ns_26ns_26_1_1_U785                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_108                                                                                                                               |    39|
|793   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_882                                                                                                                       |    39|
|794   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__11  |     8|
|795   |    mac_muladd_16s_13ns_26ns_26_1_1_U806                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_109                                                                                                                               |    41|
|796   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_881                                                                                                                       |    41|
|797   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6     |     8|
|798   |    mac_muladd_16s_13ns_26ns_26_1_1_U827                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_110                                                                                                                               |    40|
|799   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_880                                                                                                                       |    40|
|800   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel      |     8|
|801   |    mac_muladd_16s_13ns_26ns_26_1_1_U848                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_111                                                                                                                               |    40|
|802   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_879                                                                                                                       |    40|
|803   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__4   |     8|
|804   |    mac_muladd_16s_13ns_26ns_26_1_1_U869                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_112                                                                                                                               |    40|
|805   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_878                                                                                                                       |    40|
|806   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5     |     8|
|807   |    mac_muladd_16s_13ns_26ns_26_1_1_U890                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_113                                                                                                                               |    40|
|808   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_877                                                                                                                       |    40|
|809   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__12  |     8|
|810   |    mac_muladd_16s_13ns_26ns_26_1_1_U911                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_114                                                                                                                               |    39|
|811   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_876                                                                                                                       |    39|
|812   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__5   |     8|
|813   |    mac_muladd_16s_13ns_26ns_26_1_1_U932                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_115                                                                                                                               |    39|
|814   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_875                                                                                                                       |    39|
|815   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__2   |     8|
|816   |    mac_muladd_16s_13ns_26ns_26_1_1_U953                              |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_116                                                                                                                               |    39|
|817   |      hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1                                                                                                                           |    39|
|818   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__7   |     8|
|819   |    mac_muladd_16s_15s_26ns_26_1_1_U564                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                    |     8|
|820   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_874                                                                                                                        |     8|
|821   |        p                                                             |\mac_muladd_16s_15s_26ns_26_1_1_U564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel                                                                            |     8|
|822   |    mac_muladd_16s_15s_26ns_26_1_1_U565                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_117                                                                                                                                |     8|
|823   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_873                                                                                                                        |     8|
|824   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__110   |     8|
|825   |    mac_muladd_16s_15s_26ns_26_1_1_U566                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_118                                                                                                                                |     8|
|826   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_872                                                                                                                        |     8|
|827   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31    |     8|
|828   |    mac_muladd_16s_15s_26ns_26_1_1_U567                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_119                                                                                                                                |     8|
|829   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_871                                                                                                                        |     8|
|830   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__106   |     8|
|831   |    mac_muladd_16s_15s_26ns_26_1_1_U568                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_120                                                                                                                                |     8|
|832   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_870                                                                                                                        |     8|
|833   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3     |     8|
|834   |    mac_muladd_16s_15s_26ns_26_1_1_U569                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_121                                                                                                                                |     8|
|835   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_869                                                                                                                        |     8|
|836   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__73    |     8|
|837   |    mac_muladd_16s_15s_26ns_26_1_1_U570                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_122                                                                                                                                |     8|
|838   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_868                                                                                                                        |     8|
|839   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__87    |     8|
|840   |    mac_muladd_16s_15s_26ns_26_1_1_U571                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_123                                                                                                                                |     8|
|841   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_867                                                                                                                        |     8|
|842   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26    |     8|
|843   |    mac_muladd_16s_15s_26ns_26_1_1_U572                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_124                                                                                                                                |     8|
|844   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_866                                                                                                                        |     8|
|845   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9     |     8|
|846   |    mac_muladd_16s_15s_26ns_26_1_1_U573                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_125                                                                                                                                |     8|
|847   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_865                                                                                                                        |     8|
|848   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__68    |     8|
|849   |    mac_muladd_16s_15s_26ns_26_1_1_U575                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_126                                                                                                                                |    21|
|850   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_864                                                                                                                        |    21|
|851   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__62    |     8|
|852   |    mac_muladd_16s_15s_26ns_26_1_1_U576                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_127                                                                                                                                |    21|
|853   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_863                                                                                                                        |    21|
|854   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__160   |     8|
|855   |    mac_muladd_16s_15s_26ns_26_1_1_U577                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_128                                                                                                                                |    21|
|856   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_862                                                                                                                        |    21|
|857   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__143   |     8|
|858   |    mac_muladd_16s_15s_26ns_26_1_1_U578                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_129                                                                                                                                |    21|
|859   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_861                                                                                                                        |    21|
|860   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49    |     8|
|861   |    mac_muladd_16s_15s_26ns_26_1_1_U579                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_130                                                                                                                                |    21|
|862   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_860                                                                                                                        |    21|
|863   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__138   |     8|
|864   |    mac_muladd_16s_15s_26ns_26_1_1_U580                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_131                                                                                                                                |    21|
|865   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_859                                                                                                                        |    21|
|866   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__57    |     8|
|867   |    mac_muladd_16s_15s_26ns_26_1_1_U581                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_132                                                                                                                                |    21|
|868   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_858                                                                                                                        |    21|
|869   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__151   |     8|
|870   |    mac_muladd_16s_15s_26ns_26_1_1_U582                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_133                                                                                                                                |    21|
|871   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_857                                                                                                                        |    21|
|872   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__141   |     8|
|873   |    mac_muladd_16s_15s_26ns_26_1_1_U583                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_134                                                                                                                                |    21|
|874   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_856                                                                                                                        |    21|
|875   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__149   |     8|
|876   |    mac_muladd_16s_15s_26ns_26_1_1_U584                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_135                                                                                                                                |     8|
|877   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_855                                                                                                                        |     8|
|878   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__165   |     8|
|879   |    mac_muladd_16s_15s_26ns_26_1_1_U585                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_136                                                                                                                                |     8|
|880   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_854                                                                                                                        |     8|
|881   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__17  |     8|
|882   |    mac_muladd_16s_15s_26ns_26_1_1_U586                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_137                                                                                                                                |     8|
|883   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_853                                                                                                                        |     8|
|884   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11    |     8|
|885   |    mac_muladd_16s_15s_26ns_26_1_1_U587                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_138                                                                                                                                |     8|
|886   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_852                                                                                                                        |     8|
|887   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__117   |     8|
|888   |    mac_muladd_16s_15s_26ns_26_1_1_U588                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_139                                                                                                                                |     8|
|889   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_851                                                                                                                        |     8|
|890   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__94    |     8|
|891   |    mac_muladd_16s_15s_26ns_26_1_1_U589                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_140                                                                                                                                |     8|
|892   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_850                                                                                                                        |     8|
|893   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__131   |     8|
|894   |    mac_muladd_16s_15s_26ns_26_1_1_U590                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_141                                                                                                                                |     8|
|895   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_849                                                                                                                        |     8|
|896   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__153   |     8|
|897   |    mac_muladd_16s_15s_26ns_26_1_1_U591                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_142                                                                                                                                |     8|
|898   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_848                                                                                                                        |     8|
|899   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__107   |     8|
|900   |    mac_muladd_16s_15s_26ns_26_1_1_U592                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_143                                                                                                                                |     8|
|901   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_847                                                                                                                        |     8|
|902   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__54    |     8|
|903   |    mac_muladd_16s_15s_26ns_26_1_1_U593                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_144                                                                                                                                |     8|
|904   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_846                                                                                                                        |     8|
|905   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__63    |     8|
|906   |    mac_muladd_16s_15s_26ns_26_1_1_U594                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_145                                                                                                                                |    21|
|907   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_845                                                                                                                        |    21|
|908   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10    |     8|
|909   |    mac_muladd_16s_15s_26ns_26_1_1_U596                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_146                                                                                                                                |    21|
|910   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_844                                                                                                                        |    21|
|911   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__140   |     8|
|912   |    mac_muladd_16s_15s_26ns_26_1_1_U597                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_147                                                                                                                                |    21|
|913   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_843                                                                                                                        |    21|
|914   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__147   |     8|
|915   |    mac_muladd_16s_15s_26ns_26_1_1_U598                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_148                                                                                                                                |    21|
|916   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_842                                                                                                                        |    21|
|917   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__71    |     8|
|918   |    mac_muladd_16s_15s_26ns_26_1_1_U599                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_149                                                                                                                                |    21|
|919   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_841                                                                                                                        |    21|
|920   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__50    |     8|
|921   |    mac_muladd_16s_15s_26ns_26_1_1_U600                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_150                                                                                                                                |    21|
|922   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_840                                                                                                                        |    21|
|923   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32    |     8|
|924   |    mac_muladd_16s_15s_26ns_26_1_1_U601                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_151                                                                                                                                |    21|
|925   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_839                                                                                                                        |    21|
|926   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__65    |     8|
|927   |    mac_muladd_16s_15s_26ns_26_1_1_U602                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_152                                                                                                                                |    36|
|928   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_838                                                                                                                        |    36|
|929   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6     |     8|
|930   |    mac_muladd_16s_15s_26ns_26_1_1_U603                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_153                                                                                                                                |    37|
|931   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_837                                                                                                                        |    37|
|932   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__137   |     8|
|933   |    mac_muladd_16s_15s_26ns_26_1_1_U604                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_154                                                                                                                                |    37|
|934   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_836                                                                                                                        |    37|
|935   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__61    |     8|
|936   |    mac_muladd_16s_15s_26ns_26_1_1_U605                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_155                                                                                                                                |    29|
|937   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_835                                                                                                                        |    29|
|938   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__167   |     8|
|939   |    mac_muladd_16s_15s_26ns_26_1_1_U606                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_156                                                                                                                                |     8|
|940   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_834                                                                                                                        |     8|
|941   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__7   |     8|
|942   |    mac_muladd_16s_15s_26ns_26_1_1_U607                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_157                                                                                                                                |    28|
|943   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_833                                                                                                                        |    28|
|944   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20    |     8|
|945   |    mac_muladd_16s_15s_26ns_26_1_1_U608                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_158                                                                                                                                |    28|
|946   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_832                                                                                                                        |    28|
|947   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__174   |     8|
|948   |    mac_muladd_16s_15s_26ns_26_1_1_U609                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_159                                                                                                                                |    38|
|949   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_831                                                                                                                        |    38|
|950   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33    |     8|
|951   |    mac_muladd_16s_15s_26ns_26_1_1_U610                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_160                                                                                                                                |    14|
|952   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_830                                                                                                                        |    14|
|953   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__79    |     8|
|954   |    mac_muladd_16s_15s_26ns_26_1_1_U611                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_161                                                                                                                                |    14|
|955   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_829                                                                                                                        |    14|
|956   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__111   |     8|
|957   |    mac_muladd_16s_15s_26ns_26_1_1_U612                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_162                                                                                                                                |    14|
|958   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_828                                                                                                                        |    14|
|959   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1     |     8|
|960   |    mac_muladd_16s_15s_26ns_26_1_1_U613                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_163                                                                                                                                |    22|
|961   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_827                                                                                                                        |    22|
|962   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__81    |     8|
|963   |    mac_muladd_16s_15s_26ns_26_1_1_U614                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_164                                                                                                                                |    37|
|964   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_826                                                                                                                        |    37|
|965   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__175   |     8|
|966   |    mac_muladd_16s_15s_26ns_26_1_1_U615                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_165                                                                                                                                |    37|
|967   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_825                                                                                                                        |    37|
|968   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__47    |     8|
|969   |    mac_muladd_16s_15s_26ns_26_1_1_U617                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_166                                                                                                                                |    29|
|970   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_824                                                                                                                        |    29|
|971   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__91    |     8|
|972   |    mac_muladd_16s_15s_26ns_26_1_1_U618                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_167                                                                                                                                |    37|
|973   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_823                                                                                                                        |    37|
|974   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37    |     8|
|975   |    mac_muladd_16s_15s_26ns_26_1_1_U619                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_168                                                                                                                                |    36|
|976   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_822                                                                                                                        |    36|
|977   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__44    |     8|
|978   |    mac_muladd_16s_15s_26ns_26_1_1_U620                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_169                                                                                                                                |    37|
|979   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_821                                                                                                                        |    37|
|980   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24    |     8|
|981   |    mac_muladd_16s_15s_26ns_26_1_1_U621                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_170                                                                                                                                |    36|
|982   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_820                                                                                                                        |    36|
|983   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__156   |     8|
|984   |    mac_muladd_16s_15s_26ns_26_1_1_U622                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_171                                                                                                                                |    36|
|985   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_819                                                                                                                        |    36|
|986   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15    |     8|
|987   |    mac_muladd_16s_15s_26ns_26_1_1_U623                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_172                                                                                                                                |    36|
|988   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_818                                                                                                                        |    36|
|989   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__64    |     8|
|990   |    mac_muladd_16s_15s_26ns_26_1_1_U624                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_173                                                                                                                                |    37|
|991   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_817                                                                                                                        |    37|
|992   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29    |     8|
|993   |    mac_muladd_16s_15s_26ns_26_1_1_U625                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_174                                                                                                                                |    23|
|994   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_816                                                                                                                        |    23|
|995   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30    |     8|
|996   |    mac_muladd_16s_15s_26ns_26_1_1_U626                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_175                                                                                                                                |    14|
|997   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_815                                                                                                                        |    14|
|998   |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__75    |     8|
|999   |    mac_muladd_16s_15s_26ns_26_1_1_U627                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_176                                                                                                                                |     8|
|1000  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_814                                                                                                                        |     8|
|1001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__8   |     8|
|1002  |    mac_muladd_16s_15s_26ns_26_1_1_U628                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                                |    23|
|1003  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_813                                                                                                                        |    23|
|1004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__43    |     8|
|1005  |    mac_muladd_16s_15s_26ns_26_1_1_U629                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                                |    14|
|1006  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_812                                                                                                                        |    14|
|1007  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__74    |     8|
|1008  |    mac_muladd_16s_15s_26ns_26_1_1_U630                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                                |    14|
|1009  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_811                                                                                                                        |    14|
|1010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__113   |     8|
|1011  |    mac_muladd_16s_15s_26ns_26_1_1_U631                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                                |    14|
|1012  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_810                                                                                                                        |    14|
|1013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18    |     8|
|1014  |    mac_muladd_16s_15s_26ns_26_1_1_U632                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                                |    14|
|1015  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_809                                                                                                                        |    14|
|1016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38    |     8|
|1017  |    mac_muladd_16s_15s_26ns_26_1_1_U633                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                                |    37|
|1018  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_808                                                                                                                        |    37|
|1019  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25    |     8|
|1020  |    mac_muladd_16s_15s_26ns_26_1_1_U634                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                                |    35|
|1021  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_807                                                                                                                        |    35|
|1022  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__112   |     8|
|1023  |    mac_muladd_16s_15s_26ns_26_1_1_U635                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                                |    38|
|1024  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_806                                                                                                                        |    38|
|1025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__122   |     8|
|1026  |    mac_muladd_16s_15s_26ns_26_1_1_U636                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                                |    37|
|1027  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_805                                                                                                                        |    37|
|1028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22    |     8|
|1029  |    mac_muladd_16s_15s_26ns_26_1_1_U638                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                                |    42|
|1030  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_804                                                                                                                        |    42|
|1031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__169   |     8|
|1032  |    mac_muladd_16s_15s_26ns_26_1_1_U639                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                                |    42|
|1033  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_803                                                                                                                        |    42|
|1034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__45    |     8|
|1035  |    mac_muladd_16s_15s_26ns_26_1_1_U640                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                                |     8|
|1036  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_802                                                                                                                        |     8|
|1037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__178   |     8|
|1038  |    mac_muladd_16s_15s_26ns_26_1_1_U641                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                                |    41|
|1039  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_801                                                                                                                        |    41|
|1040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__55    |     8|
|1041  |    mac_muladd_16s_15s_26ns_26_1_1_U642                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                                |    33|
|1042  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_800                                                                                                                        |    33|
|1043  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__86    |     8|
|1044  |    mac_muladd_16s_15s_26ns_26_1_1_U643                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                                |    42|
|1045  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_799                                                                                                                        |    42|
|1046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__124   |     8|
|1047  |    mac_muladd_16s_15s_26ns_26_1_1_U644                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                                |    31|
|1048  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_798                                                                                                                        |    31|
|1049  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__173   |     8|
|1050  |    mac_muladd_16s_15s_26ns_26_1_1_U645                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                                |    30|
|1051  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_797                                                                                                                        |    30|
|1052  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__99    |     8|
|1053  |    mac_muladd_16s_15s_26ns_26_1_1_U646                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                                |    31|
|1054  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_796                                                                                                                        |    31|
|1055  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__130   |     8|
|1056  |    mac_muladd_16s_15s_26ns_26_1_1_U647                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                                |    30|
|1057  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_795                                                                                                                        |    30|
|1058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__120   |     8|
|1059  |    mac_muladd_16s_15s_26ns_26_1_1_U648                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                                |     8|
|1060  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_794                                                                                                                        |     8|
|1061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__13  |     8|
|1062  |    mac_muladd_16s_15s_26ns_26_1_1_U649                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                                |    30|
|1063  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_793                                                                                                                        |    30|
|1064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__119   |     8|
|1065  |    mac_muladd_16s_15s_26ns_26_1_1_U650                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                                |    30|
|1066  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_792                                                                                                                        |    30|
|1067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__72    |     8|
|1068  |    mac_muladd_16s_15s_26ns_26_1_1_U651                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                                |    42|
|1069  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_791                                                                                                                        |    42|
|1070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__109   |     8|
|1071  |    mac_muladd_16s_15s_26ns_26_1_1_U652                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                                |    41|
|1072  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_790                                                                                                                        |    41|
|1073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19    |     8|
|1074  |    mac_muladd_16s_15s_26ns_26_1_1_U653                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                                |    40|
|1075  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_789                                                                                                                        |    40|
|1076  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__126   |     8|
|1077  |    mac_muladd_16s_15s_26ns_26_1_1_U654                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                                |    41|
|1078  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_788                                                                                                                        |    41|
|1079  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__170   |     8|
|1080  |    mac_muladd_16s_15s_26ns_26_1_1_U655                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                                |    41|
|1081  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_787                                                                                                                        |    41|
|1082  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__121   |     8|
|1083  |    mac_muladd_16s_15s_26ns_26_1_1_U656                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                                |    42|
|1084  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_786                                                                                                                        |    42|
|1085  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__146   |     8|
|1086  |    mac_muladd_16s_15s_26ns_26_1_1_U657                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                                |    41|
|1087  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_785                                                                                                                        |    41|
|1088  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14    |     8|
|1089  |    mac_muladd_16s_15s_26ns_26_1_1_U659                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                                |    34|
|1090  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_784                                                                                                                        |    34|
|1091  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__115   |     8|
|1092  |    mac_muladd_16s_15s_26ns_26_1_1_U660                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                                |    42|
|1093  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_783                                                                                                                        |    42|
|1094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__70    |     8|
|1095  |    mac_muladd_16s_15s_26ns_26_1_1_U661                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                                |    32|
|1096  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_782                                                                                                                        |    32|
|1097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__89    |     8|
|1098  |    mac_muladd_16s_15s_26ns_26_1_1_U662                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                                |    32|
|1099  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_781                                                                                                                        |    32|
|1100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__158   |     8|
|1101  |    mac_muladd_16s_15s_26ns_26_1_1_U663                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                                |    33|
|1102  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_780                                                                                                                        |    33|
|1103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__135   |     8|
|1104  |    mac_muladd_16s_15s_26ns_26_1_1_U664                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                                |    42|
|1105  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_779                                                                                                                        |    42|
|1106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23    |     8|
|1107  |    mac_muladd_16s_15s_26ns_26_1_1_U665                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                                |    31|
|1108  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_778                                                                                                                        |    31|
|1109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__69    |     8|
|1110  |    mac_muladd_16s_15s_26ns_26_1_1_U666                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                                |     8|
|1111  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_777                                                                                                                        |     8|
|1112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__56    |     8|
|1113  |    mac_muladd_16s_15s_26ns_26_1_1_U667                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                                |    42|
|1114  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_776                                                                                                                        |    42|
|1115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__60    |     8|
|1116  |    mac_muladd_16s_15s_26ns_26_1_1_U668                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                                |    42|
|1117  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_775                                                                                                                        |    42|
|1118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__102   |     8|
|1119  |    mac_muladd_16s_15s_26ns_26_1_1_U669                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                |     8|
|1120  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_774                                                                                                                        |     8|
|1121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__15  |     8|
|1122  |    mac_muladd_16s_15s_26ns_26_1_1_U670                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                |    42|
|1123  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_773                                                                                                                        |    42|
|1124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28    |     8|
|1125  |    mac_muladd_16s_15s_26ns_26_1_1_U671                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                |    40|
|1126  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_772                                                                                                                        |    40|
|1127  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__176   |     8|
|1128  |    mac_muladd_16s_15s_26ns_26_1_1_U672                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                |    41|
|1129  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_771                                                                                                                        |    41|
|1130  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__41    |     8|
|1131  |    mac_muladd_16s_15s_26ns_26_1_1_U673                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                |     8|
|1132  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_770                                                                                                                        |     8|
|1133  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__163   |     8|
|1134  |    mac_muladd_16s_15s_26ns_26_1_1_U674                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                |    42|
|1135  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_769                                                                                                                        |    42|
|1136  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__134   |     8|
|1137  |    mac_muladd_16s_15s_26ns_26_1_1_U675                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                |    33|
|1138  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_768                                                                                                                        |    33|
|1139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__66    |     8|
|1140  |    mac_muladd_16s_15s_26ns_26_1_1_U676                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                |    43|
|1141  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_767                                                                                                                        |    43|
|1142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__123   |     8|
|1143  |    mac_muladd_16s_15s_26ns_26_1_1_U677                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                |    43|
|1144  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_766                                                                                                                        |    43|
|1145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12    |     8|
|1146  |    mac_muladd_16s_15s_26ns_26_1_1_U678                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                |    34|
|1147  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_765                                                                                                                        |    34|
|1148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__129   |     8|
|1149  |    mac_muladd_16s_15s_26ns_26_1_1_U680                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                |    33|
|1150  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_764                                                                                                                        |    33|
|1151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8     |     8|
|1152  |    mac_muladd_16s_15s_26ns_26_1_1_U681                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                |    33|
|1153  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_763                                                                                                                        |    33|
|1154  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__145   |     8|
|1155  |    mac_muladd_16s_15s_26ns_26_1_1_U682                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                |    32|
|1156  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_762                                                                                                                        |    32|
|1157  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__67    |     8|
|1158  |    mac_muladd_16s_15s_26ns_26_1_1_U683                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                |    41|
|1159  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_761                                                                                                                        |    41|
|1160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__136   |     8|
|1161  |    mac_muladd_16s_15s_26ns_26_1_1_U684                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                |    41|
|1162  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_760                                                                                                                        |    41|
|1163  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__51    |     8|
|1164  |    mac_muladd_16s_15s_26ns_26_1_1_U685                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                |    40|
|1165  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_759                                                                                                                        |    40|
|1166  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__78    |     8|
|1167  |    mac_muladd_16s_15s_26ns_26_1_1_U686                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                |    40|
|1168  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_758                                                                                                                        |    40|
|1169  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__98    |     8|
|1170  |    mac_muladd_16s_15s_26ns_26_1_1_U687                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                |    41|
|1171  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_757                                                                                                                        |    41|
|1172  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27    |     8|
|1173  |    mac_muladd_16s_15s_26ns_26_1_1_U688                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                |    42|
|1174  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_756                                                                                                                        |    42|
|1175  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5     |     8|
|1176  |    mac_muladd_16s_15s_26ns_26_1_1_U689                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                |    40|
|1177  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_755                                                                                                                        |    40|
|1178  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__95    |     8|
|1179  |    mac_muladd_16s_15s_26ns_26_1_1_U690                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                |     8|
|1180  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_754                                                                                                                        |     8|
|1181  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__3   |     8|
|1182  |    mac_muladd_16s_15s_26ns_26_1_1_U691                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                |    42|
|1183  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_753                                                                                                                        |    42|
|1184  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__59    |     8|
|1185  |    mac_muladd_16s_15s_26ns_26_1_1_U692                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                |    31|
|1186  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_752                                                                                                                        |    31|
|1187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__179   |     8|
|1188  |    mac_muladd_16s_15s_26ns_26_1_1_U693                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                |    31|
|1189  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_751                                                                                                                        |    31|
|1190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35    |     8|
|1191  |    mac_muladd_16s_15s_26ns_26_1_1_U694                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                |    32|
|1192  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_750                                                                                                                        |    32|
|1193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__48    |     8|
|1194  |    mac_muladd_16s_15s_26ns_26_1_1_U695                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                |    42|
|1195  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_749                                                                                                                        |    42|
|1196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__77    |     8|
|1197  |    mac_muladd_16s_15s_26ns_26_1_1_U696                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                |    43|
|1198  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_748                                                                                                                        |    43|
|1199  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__132   |     8|
|1200  |    mac_muladd_16s_15s_26ns_26_1_1_U697                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                |    32|
|1201  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_747                                                                                                                        |    32|
|1202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__118   |     8|
|1203  |    mac_muladd_16s_15s_26ns_26_1_1_U698                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                |    42|
|1204  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_746                                                                                                                        |    42|
|1205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__83    |     8|
|1206  |    mac_muladd_16s_15s_26ns_26_1_1_U699                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                |    42|
|1207  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_745                                                                                                                        |    42|
|1208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__101   |     8|
|1209  |    mac_muladd_16s_15s_26ns_26_1_1_U701                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                |    41|
|1210  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_744                                                                                                                        |    41|
|1211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__58    |     8|
|1212  |    mac_muladd_16s_15s_26ns_26_1_1_U702                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                |    42|
|1213  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_743                                                                                                                        |    42|
|1214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7     |     8|
|1215  |    mac_muladd_16s_15s_26ns_26_1_1_U703                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                |    41|
|1216  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_742                                                                                                                        |    41|
|1217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17    |     8|
|1218  |    mac_muladd_16s_15s_26ns_26_1_1_U704                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                |    40|
|1219  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_741                                                                                                                        |    40|
|1220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__52    |     8|
|1221  |    mac_muladd_16s_15s_26ns_26_1_1_U705                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                |    40|
|1222  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_740                                                                                                                        |    40|
|1223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__103   |     8|
|1224  |    mac_muladd_16s_15s_26ns_26_1_1_U706                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                |    42|
|1225  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_739                                                                                                                        |    42|
|1226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39    |     8|
|1227  |    mac_muladd_16s_15s_26ns_26_1_1_U707                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                |    40|
|1228  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_738                                                                                                                        |    40|
|1229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__164   |     8|
|1230  |    mac_muladd_16s_15s_26ns_26_1_1_U708                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                |    30|
|1231  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_737                                                                                                                        |    30|
|1232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__162   |     8|
|1233  |    mac_muladd_16s_15s_26ns_26_1_1_U709                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                |    40|
|1234  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_736                                                                                                                        |    40|
|1235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__155   |     8|
|1236  |    mac_muladd_16s_15s_26ns_26_1_1_U710                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                |    30|
|1237  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_735                                                                                                                        |    30|
|1238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__104   |     8|
|1239  |    mac_muladd_16s_15s_26ns_26_1_1_U711                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                |     8|
|1240  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_734                                                                                                                        |     8|
|1241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__1   |     8|
|1242  |    mac_muladd_16s_15s_26ns_26_1_1_U712                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                |    31|
|1243  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_733                                                                                                                        |    31|
|1244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__144   |     8|
|1245  |    mac_muladd_16s_15s_26ns_26_1_1_U713                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                |    31|
|1246  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_732                                                                                                                        |    31|
|1247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__46    |     8|
|1248  |    mac_muladd_16s_15s_26ns_26_1_1_U714                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                |    43|
|1249  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_731                                                                                                                        |    43|
|1250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__161   |     8|
|1251  |    mac_muladd_16s_15s_26ns_26_1_1_U715                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                |    41|
|1252  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_730                                                                                                                        |    41|
|1253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__85    |     8|
|1254  |    mac_muladd_16s_15s_26ns_26_1_1_U716                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                |    37|
|1255  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_729                                                                                                                        |    37|
|1256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__142   |     8|
|1257  |    mac_muladd_16s_15s_26ns_26_1_1_U717                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                |    42|
|1258  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_728                                                                                                                        |    42|
|1259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__96    |     8|
|1260  |    mac_muladd_16s_15s_26ns_26_1_1_U718                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                |    37|
|1261  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_727                                                                                                                        |    37|
|1262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__93    |     8|
|1263  |    mac_muladd_16s_15s_26ns_26_1_1_U719                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                |    36|
|1264  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_726                                                                                                                        |    36|
|1265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__88    |     8|
|1266  |    mac_muladd_16s_15s_26ns_26_1_1_U720                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                |    36|
|1267  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_725                                                                                                                        |    36|
|1268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36    |     8|
|1269  |    mac_muladd_16s_15s_26ns_26_1_1_U722                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                |    35|
|1270  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_724                                                                                                                        |    35|
|1271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__80    |     8|
|1272  |    mac_muladd_16s_15s_26ns_26_1_1_U723                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                |    33|
|1273  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_723                                                                                                                        |    33|
|1274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__152   |     8|
|1275  |    mac_muladd_16s_15s_26ns_26_1_1_U724                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                |    35|
|1276  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_722                                                                                                                        |    35|
|1277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__168   |     8|
|1278  |    mac_muladd_16s_15s_26ns_26_1_1_U725                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                |    40|
|1279  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_721                                                                                                                        |    40|
|1280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__90    |     8|
|1281  |    mac_muladd_16s_15s_26ns_26_1_1_U726                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                |    37|
|1282  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_720                                                                                                                        |    37|
|1283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__150   |     8|
|1284  |    mac_muladd_16s_15s_26ns_26_1_1_U727                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                |    37|
|1285  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_719                                                                                                                        |    37|
|1286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__100   |     8|
|1287  |    mac_muladd_16s_15s_26ns_26_1_1_U728                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                |    37|
|1288  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_718                                                                                                                        |    37|
|1289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__97    |     8|
|1290  |    mac_muladd_16s_15s_26ns_26_1_1_U729                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                |    42|
|1291  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_717                                                                                                                        |    42|
|1292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__92    |     8|
|1293  |    mac_muladd_16s_15s_26ns_26_1_1_U730                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                |    38|
|1294  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_716                                                                                                                        |    38|
|1295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__42    |     8|
|1296  |    mac_muladd_16s_15s_26ns_26_1_1_U731                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                |     8|
|1297  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_715                                                                                                                        |     8|
|1298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__84    |     8|
|1299  |    mac_muladd_16s_15s_26ns_26_1_1_U732                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                |     8|
|1300  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_714                                                                                                                        |     8|
|1301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__14  |     8|
|1302  |    mac_muladd_16s_15s_26ns_26_1_1_U733                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                |     8|
|1303  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_713                                                                                                                        |     8|
|1304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__159   |     8|
|1305  |    mac_muladd_16s_15s_26ns_26_1_1_U734                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                |    42|
|1306  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_712                                                                                                                        |    42|
|1307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__114   |     8|
|1308  |    mac_muladd_16s_15s_26ns_26_1_1_U735                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                |    42|
|1309  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_711                                                                                                                        |    42|
|1310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__177   |     8|
|1311  |    mac_muladd_16s_15s_26ns_26_1_1_U736                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                |    36|
|1312  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_710                                                                                                                        |    36|
|1313  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__105   |     8|
|1314  |    mac_muladd_16s_15s_26ns_26_1_1_U737                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                |    36|
|1315  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_709                                                                                                                        |    36|
|1316  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__82    |     8|
|1317  |    mac_muladd_16s_15s_26ns_26_1_1_U738                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                |    36|
|1318  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_708                                                                                                                        |    36|
|1319  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2     |     8|
|1320  |    mac_muladd_16s_15s_26ns_26_1_1_U739                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                |    38|
|1321  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_707                                                                                                                        |    38|
|1322  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__76    |     8|
|1323  |    mac_muladd_16s_15s_26ns_26_1_1_U740                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                |     8|
|1324  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_706                                                                                                                        |     8|
|1325  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__172   |     8|
|1326  |    mac_muladd_16s_15s_26ns_26_1_1_U741                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                |     8|
|1327  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_705                                                                                                                        |     8|
|1328  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__116   |     8|
|1329  |    mac_muladd_16s_15s_26ns_26_1_1_U743                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                |     8|
|1330  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_704                                                                                                                        |     8|
|1331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__108   |     8|
|1332  |    mac_muladd_16s_15s_26ns_26_1_1_U744                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                |    37|
|1333  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_703                                                                                                                        |    37|
|1334  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__133   |     8|
|1335  |    mac_muladd_16s_15s_26ns_26_1_1_U745                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                |    35|
|1336  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_702                                                                                                                        |    35|
|1337  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__166   |     8|
|1338  |    mac_muladd_16s_15s_26ns_26_1_1_U746                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                |    35|
|1339  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_701                                                                                                                        |    35|
|1340  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__125   |     8|
|1341  |    mac_muladd_16s_15s_26ns_26_1_1_U747                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                |    35|
|1342  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_700                                                                                                                        |    35|
|1343  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__154   |     8|
|1344  |    mac_muladd_16s_15s_26ns_26_1_1_U748                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                |    41|
|1345  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_699                                                                                                                        |    41|
|1346  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34    |     8|
|1347  |    mac_muladd_16s_15s_26ns_26_1_1_U749                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                |     8|
|1348  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_698                                                                                                                        |     8|
|1349  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16    |     8|
|1350  |    mac_muladd_16s_15s_26ns_26_1_1_U750                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                |     8|
|1351  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_697                                                                                                                        |     8|
|1352  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21    |     8|
|1353  |    mac_muladd_16s_15s_26ns_26_1_1_U751                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                |    43|
|1354  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_696                                                                                                                        |    43|
|1355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__53    |     8|
|1356  |    mac_muladd_16s_15s_26ns_26_1_1_U752                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                |     8|
|1357  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_695                                                                                                                        |     8|
|1358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__128   |     8|
|1359  |    mac_muladd_16s_15s_26ns_26_1_1_U753                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                |     8|
|1360  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_694                                                                                                                        |     8|
|1361  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U616/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__4   |     8|
|1362  |    mac_muladd_16s_15s_26ns_26_1_1_U754                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                |    43|
|1363  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_693                                                                                                                        |    43|
|1364  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__139   |     8|
|1365  |    mac_muladd_16s_15s_26ns_26_1_1_U755                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                |    43|
|1366  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_692                                                                                                                        |    43|
|1367  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__171   |     8|
|1368  |    mac_muladd_16s_15s_26ns_26_1_1_U756                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                |    42|
|1369  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_691                                                                                                                        |    42|
|1370  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__127   |     8|
|1371  |    mac_muladd_16s_15s_26ns_26_1_1_U757                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                |     8|
|1372  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_690                                                                                                                        |     8|
|1373  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__157   |     8|
|1374  |    mac_muladd_16s_15s_26ns_26_1_1_U758                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                |    41|
|1375  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_689                                                                                                                        |    41|
|1376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40    |     8|
|1377  |    mac_muladd_16s_15s_26ns_26_1_1_U759                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                |     8|
|1378  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_688                                                                                                                        |     8|
|1379  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__148   |     8|
|1380  |    mac_muladd_16s_15s_26ns_26_1_1_U760                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                |    40|
|1381  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_687                                                                                                                        |    40|
|1382  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel        |     8|
|1383  |    mac_muladd_16s_15s_26ns_26_1_1_U761                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                |     8|
|1384  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_686                                                                                                                        |     8|
|1385  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13    |     8|
|1386  |    mac_muladd_16s_15s_26ns_26_1_1_U762                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                |     8|
|1387  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_685                                                                                                                        |     8|
|1388  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4     |     8|
|1389  |    mac_muladd_16s_15s_26ns_26_1_1_U765                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                |    37|
|1390  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_684                                                                                                                        |    37|
|1391  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21    |     8|
|1392  |    mac_muladd_16s_15s_26ns_26_1_1_U766                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                |    11|
|1393  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_683                                                                                                                        |    11|
|1394  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17    |     8|
|1395  |    mac_muladd_16s_15s_26ns_26_1_1_U767                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                |    45|
|1396  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_682                                                                                                                        |    45|
|1397  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15    |     8|
|1398  |    mac_muladd_16s_15s_26ns_26_1_1_U768                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                |    93|
|1399  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_681                                                                                                                        |    93|
|1400  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23    |     8|
|1401  |    mac_muladd_16s_15s_26ns_26_1_1_U769                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                |    10|
|1402  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_680                                                                                                                        |    10|
|1403  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__62    |     8|
|1404  |    mac_muladd_16s_15s_26ns_26_1_1_U770                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                |    10|
|1405  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_679                                                                                                                        |    10|
|1406  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2     |     8|
|1407  |    mac_muladd_16s_15s_26ns_26_1_1_U771                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                |    53|
|1408  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_678                                                                                                                        |    53|
|1409  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26    |     8|
|1410  |    mac_muladd_16s_15s_26ns_26_1_1_U772                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                |    22|
|1411  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_677                                                                                                                        |    22|
|1412  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39    |     8|
|1413  |    mac_muladd_16s_15s_26ns_26_1_1_U773                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                |     9|
|1414  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_676                                                                                                                        |     9|
|1415  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__61    |     8|
|1416  |    mac_muladd_16s_15s_26ns_26_1_1_U774                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                |    40|
|1417  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_675                                                                                                                        |    40|
|1418  |        p                                                             |\mac_muladd_16s_13ns_26ns_26_1_1_U764/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__1                                                                       |     8|
|1419  |    mac_muladd_16s_15s_26ns_26_1_1_U775                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                |    40|
|1420  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_674                                                                                                                        |    40|
|1421  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35    |     8|
|1422  |    mac_muladd_16s_15s_26ns_26_1_1_U776                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                |    14|
|1423  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_673                                                                                                                        |    14|
|1424  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18    |     8|
|1425  |    mac_muladd_16s_15s_26ns_26_1_1_U777                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                |    14|
|1426  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_672                                                                                                                        |    14|
|1427  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25    |     8|
|1428  |    mac_muladd_16s_15s_26ns_26_1_1_U778                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                |    97|
|1429  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_671                                                                                                                        |    97|
|1430  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29    |     8|
|1431  |    mac_muladd_16s_15s_26ns_26_1_1_U779                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                |    11|
|1432  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_670                                                                                                                        |    11|
|1433  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__69    |     8|
|1434  |    mac_muladd_16s_15s_26ns_26_1_1_U780                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                |    12|
|1435  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_669                                                                                                                        |    12|
|1436  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32    |     8|
|1437  |    mac_muladd_16s_15s_26ns_26_1_1_U781                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                |    55|
|1438  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_668                                                                                                                        |    55|
|1439  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25    |     8|
|1440  |    mac_muladd_16s_15s_26ns_26_1_1_U782                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                |    24|
|1441  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_667                                                                                                                        |    24|
|1442  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24    |     8|
|1443  |    mac_muladd_16s_15s_26ns_26_1_1_U783                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                |    10|
|1444  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_666                                                                                                                        |    10|
|1445  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16    |     8|
|1446  |    mac_muladd_16s_15s_26ns_26_1_1_U784                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                |    37|
|1447  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_665                                                                                                                        |    37|
|1448  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19    |     8|
|1449  |    mac_muladd_16s_15s_26ns_26_1_1_U786                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                |    12|
|1450  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_664                                                                                                                        |    12|
|1451  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__107   |     8|
|1452  |    mac_muladd_16s_15s_26ns_26_1_1_U787                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                |    11|
|1453  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_663                                                                                                                        |    11|
|1454  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__48    |     8|
|1455  |    mac_muladd_16s_15s_26ns_26_1_1_U788                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                |    93|
|1456  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_662                                                                                                                        |    93|
|1457  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__58    |     8|
|1458  |    mac_muladd_16s_15s_26ns_26_1_1_U789                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                |     9|
|1459  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_661                                                                                                                        |     9|
|1460  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25    |     8|
|1461  |    mac_muladd_16s_15s_26ns_26_1_1_U790                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                |     8|
|1462  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_660                                                                                                                        |     8|
|1463  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__82    |     8|
|1464  |    mac_muladd_16s_15s_26ns_26_1_1_U791                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                |    53|
|1465  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_659                                                                                                                        |    53|
|1466  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33    |     8|
|1467  |    mac_muladd_16s_15s_26ns_26_1_1_U792                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                |    22|
|1468  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_658                                                                                                                        |    22|
|1469  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10    |     8|
|1470  |    mac_muladd_16s_15s_26ns_26_1_1_U793                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                |     9|
|1471  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_657                                                                                                                        |     9|
|1472  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__86    |     8|
|1473  |    mac_muladd_16s_15s_26ns_26_1_1_U794                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                |    39|
|1474  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_656                                                                                                                        |    39|
|1475  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13    |     8|
|1476  |    mac_muladd_16s_15s_26ns_26_1_1_U795                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                |    40|
|1477  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_655                                                                                                                        |    40|
|1478  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__8   |     8|
|1479  |    mac_muladd_16s_15s_26ns_26_1_1_U796                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                |    14|
|1480  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_654                                                                                                                        |    14|
|1481  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14    |     8|
|1482  |    mac_muladd_16s_15s_26ns_26_1_1_U797                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                |    13|
|1483  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_653                                                                                                                        |    13|
|1484  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__64    |     8|
|1485  |    mac_muladd_16s_15s_26ns_26_1_1_U798                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                |    96|
|1486  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_652                                                                                                                        |    96|
|1487  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9     |     8|
|1488  |    mac_muladd_16s_15s_26ns_26_1_1_U799                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                |    11|
|1489  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_651                                                                                                                        |    11|
|1490  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__90    |     8|
|1491  |    mac_muladd_16s_15s_26ns_26_1_1_U800                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                |    11|
|1492  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_650                                                                                                                        |    11|
|1493  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__89    |     8|
|1494  |    mac_muladd_16s_15s_26ns_26_1_1_U801                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                |    71|
|1495  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_649                                                                                                                        |    71|
|1496  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5     |     8|
|1497  |    mac_muladd_16s_15s_26ns_26_1_1_U802                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                |    31|
|1498  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_648                                                                                                                        |    31|
|1499  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12    |     8|
|1500  |    mac_muladd_16s_15s_26ns_26_1_1_U803                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                |    11|
|1501  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_647                                                                                                                        |    11|
|1502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__52    |     8|
|1503  |    mac_muladd_16s_15s_26ns_26_1_1_U804                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                |    37|
|1504  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_646                                                                                                                        |    37|
|1505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18    |     8|
|1506  |    mac_muladd_16s_15s_26ns_26_1_1_U805                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                |    11|
|1507  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_645                                                                                                                        |    11|
|1508  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14    |     8|
|1509  |    mac_muladd_16s_15s_26ns_26_1_1_U807                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                |    11|
|1510  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_644                                                                                                                        |    11|
|1511  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20    |     8|
|1512  |    mac_muladd_16s_15s_26ns_26_1_1_U808                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                |    94|
|1513  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_643                                                                                                                        |    94|
|1514  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31    |     8|
|1515  |    mac_muladd_16s_15s_26ns_26_1_1_U809                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                |    42|
|1516  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_642                                                                                                                        |    42|
|1517  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9     |     8|
|1518  |    mac_muladd_16s_15s_26ns_26_1_1_U810                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                |     8|
|1519  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_641                                                                                                                        |     8|
|1520  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3     |     8|
|1521  |    mac_muladd_16s_15s_26ns_26_1_1_U811                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                |    73|
|1522  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_640                                                                                                                        |    73|
|1523  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16    |     8|
|1524  |    mac_muladd_16s_15s_26ns_26_1_1_U812                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                |    32|
|1525  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_639                                                                                                                        |    32|
|1526  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3     |     8|
|1527  |    mac_muladd_16s_15s_26ns_26_1_1_U813                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                |     9|
|1528  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_638                                                                                                                        |     9|
|1529  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7     |     8|
|1530  |    mac_muladd_16s_15s_26ns_26_1_1_U814                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                |    37|
|1531  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_637                                                                                                                        |    37|
|1532  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__59    |     8|
|1533  |    mac_muladd_16s_15s_26ns_26_1_1_U815                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                |    13|
|1534  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_636                                                                                                                        |    13|
|1535  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27    |     8|
|1536  |    mac_muladd_16s_15s_26ns_26_1_1_U816                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                |    39|
|1537  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_635                                                                                                                        |    39|
|1538  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7     |     8|
|1539  |    mac_muladd_16s_15s_26ns_26_1_1_U817                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                |    13|
|1540  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_634                                                                                                                        |    13|
|1541  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11    |     8|
|1542  |    mac_muladd_16s_15s_26ns_26_1_1_U818                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                |    97|
|1543  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_633                                                                                                                        |    97|
|1544  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12    |     8|
|1545  |    mac_muladd_16s_15s_26ns_26_1_1_U819                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                |    11|
|1546  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_632                                                                                                                        |    11|
|1547  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4     |     8|
|1548  |    mac_muladd_16s_15s_26ns_26_1_1_U820                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                |    42|
|1549  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_631                                                                                                                        |    42|
|1550  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30    |     8|
|1551  |    mac_muladd_16s_15s_26ns_26_1_1_U821                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                |    70|
|1552  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_630                                                                                                                        |    70|
|1553  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7     |     8|
|1554  |    mac_muladd_16s_15s_26ns_26_1_1_U822                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                |    37|
|1555  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_629                                                                                                                        |    37|
|1556  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36    |     8|
|1557  |    mac_muladd_16s_15s_26ns_26_1_1_U823                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                |    12|
|1558  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_628                                                                                                                        |    12|
|1559  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel        |     8|
|1560  |    mac_muladd_16s_15s_26ns_26_1_1_U824                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                |    39|
|1561  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_627                                                                                                                        |    39|
|1562  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__72    |     8|
|1563  |    mac_muladd_16s_15s_26ns_26_1_1_U825                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                |    10|
|1564  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_626                                                                                                                        |    10|
|1565  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__101   |     8|
|1566  |    mac_muladd_16s_15s_26ns_26_1_1_U826                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                |    10|
|1567  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_625                                                                                                                        |    10|
|1568  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__91    |     8|
|1569  |    mac_muladd_16s_15s_26ns_26_1_1_U828                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                |    95|
|1570  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_624                                                                                                                        |    95|
|1571  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__79    |     8|
|1572  |    mac_muladd_16s_15s_26ns_26_1_1_U829                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                |     9|
|1573  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_623                                                                                                                        |     9|
|1574  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__76    |     8|
|1575  |    mac_muladd_16s_15s_26ns_26_1_1_U830                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                |     9|
|1576  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_622                                                                                                                        |     9|
|1577  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__57    |     8|
|1578  |    mac_muladd_16s_15s_26ns_26_1_1_U831                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                |    65|
|1579  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_621                                                                                                                        |    65|
|1580  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15    |     8|
|1581  |    mac_muladd_16s_15s_26ns_26_1_1_U832                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                |    32|
|1582  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_620                                                                                                                        |    32|
|1583  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23    |     8|
|1584  |    mac_muladd_16s_15s_26ns_26_1_1_U833                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                |     9|
|1585  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_619                                                                                                                        |     9|
|1586  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__96    |     8|
|1587  |    mac_muladd_16s_15s_26ns_26_1_1_U834                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                |    39|
|1588  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_618                                                                                                                        |    39|
|1589  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8     |     8|
|1590  |    mac_muladd_16s_15s_26ns_26_1_1_U835                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                |    13|
|1591  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_617                                                                                                                        |    13|
|1592  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4     |     8|
|1593  |    mac_muladd_16s_15s_26ns_26_1_1_U836                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                |    12|
|1594  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_616                                                                                                                        |    12|
|1595  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11    |     8|
|1596  |    mac_muladd_16s_15s_26ns_26_1_1_U837                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                |    40|
|1597  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_615                                                                                                                        |    40|
|1598  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4     |     8|
|1599  |    mac_muladd_16s_15s_26ns_26_1_1_U838                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                |    95|
|1600  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_614                                                                                                                        |    95|
|1601  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38    |     8|
|1602  |    mac_muladd_16s_15s_26ns_26_1_1_U839                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                |    10|
|1603  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_613                                                                                                                        |    10|
|1604  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32    |     8|
|1605  |    mac_muladd_16s_15s_26ns_26_1_1_U840                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                |    11|
|1606  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_612                                                                                                                        |    11|
|1607  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34    |     8|
|1608  |    mac_muladd_16s_15s_26ns_26_1_1_U841                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                |    76|
|1609  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_611                                                                                                                        |    76|
|1610  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8     |     8|
|1611  |    mac_muladd_16s_15s_26ns_26_1_1_U842                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                |    35|
|1612  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_610                                                                                                                        |    35|
|1613  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1     |     8|
|1614  |    mac_muladd_16s_15s_26ns_26_1_1_U843                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                |    11|
|1615  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_609                                                                                                                        |    11|
|1616  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1     |     8|
|1617  |    mac_muladd_16s_15s_26ns_26_1_1_U844                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                |    36|
|1618  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_608                                                                                                                        |    36|
|1619  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17    |     8|
|1620  |    mac_muladd_16s_15s_26ns_26_1_1_U845                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                |    12|
|1621  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_607                                                                                                                        |    12|
|1622  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7     |     8|
|1623  |    mac_muladd_16s_15s_26ns_26_1_1_U846                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                |    11|
|1624  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_606                                                                                                                        |    11|
|1625  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__94    |     8|
|1626  |    mac_muladd_16s_15s_26ns_26_1_1_U847                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                |    94|
|1627  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_605                                                                                                                        |    94|
|1628  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__84    |     8|
|1629  |    mac_muladd_16s_15s_26ns_26_1_1_U849                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                |     8|
|1630  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_604                                                                                                                        |     8|
|1631  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28    |     8|
|1632  |    mac_muladd_16s_15s_26ns_26_1_1_U850                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                |     8|
|1633  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_603                                                                                                                        |     8|
|1634  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20    |     8|
|1635  |    mac_muladd_16s_15s_26ns_26_1_1_U851                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                |    76|
|1636  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_602                                                                                                                        |    76|
|1637  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9     |     8|
|1638  |    mac_muladd_16s_15s_26ns_26_1_1_U852                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                |    45|
|1639  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_601                                                                                                                        |    45|
|1640  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4     |     8|
|1641  |    mac_muladd_16s_15s_26ns_26_1_1_U853                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                |     9|
|1642  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_600                                                                                                                        |     9|
|1643  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22    |     8|
|1644  |    mac_muladd_16s_15s_26ns_26_1_1_U854                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                |    40|
|1645  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_599                                                                                                                        |    40|
|1646  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__54    |     8|
|1647  |    mac_muladd_16s_15s_26ns_26_1_1_U855                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                |    15|
|1648  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_598                                                                                                                        |    15|
|1649  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__78    |     8|
|1650  |    mac_muladd_16s_15s_26ns_26_1_1_U856                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                |    13|
|1651  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_597                                                                                                                        |    13|
|1652  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__66    |     8|
|1653  |    mac_muladd_16s_15s_26ns_26_1_1_U857                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                |    96|
|1654  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_596                                                                                                                        |    96|
|1655  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__71    |     8|
|1656  |    mac_muladd_16s_15s_26ns_26_1_1_U858                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                |    40|
|1657  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_595                                                                                                                        |    40|
|1658  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__3   |     8|
|1659  |    mac_muladd_16s_15s_26ns_26_1_1_U859                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                |    11|
|1660  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_594                                                                                                                        |    11|
|1661  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__42    |     8|
|1662  |    mac_muladd_16s_15s_26ns_26_1_1_U860                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                |    10|
|1663  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_593                                                                                                                        |    10|
|1664  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__68    |     8|
|1665  |    mac_muladd_16s_15s_26ns_26_1_1_U861                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                |    64|
|1666  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_592                                                                                                                        |    64|
|1667  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31    |     8|
|1668  |    mac_muladd_16s_15s_26ns_26_1_1_U862                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                |    35|
|1669  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_591                                                                                                                        |    35|
|1670  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17    |     8|
|1671  |    mac_muladd_16s_15s_26ns_26_1_1_U863                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                |    10|
|1672  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_590                                                                                                                        |    10|
|1673  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__70    |     8|
|1674  |    mac_muladd_16s_15s_26ns_26_1_1_U864                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                |    36|
|1675  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_589                                                                                                                        |    36|
|1676  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__67    |     8|
|1677  |    mac_muladd_16s_15s_26ns_26_1_1_U865                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                |    12|
|1678  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_588                                                                                                                        |    12|
|1679  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10    |     8|
|1680  |    mac_muladd_16s_15s_26ns_26_1_1_U866                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                |    12|
|1681  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_587                                                                                                                        |    12|
|1682  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6     |     8|
|1683  |    mac_muladd_16s_15s_26ns_26_1_1_U867                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                |    93|
|1684  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_586                                                                                                                        |    93|
|1685  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__56    |     8|
|1686  |    mac_muladd_16s_15s_26ns_26_1_1_U868                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                |     8|
|1687  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_585                                                                                                                        |     8|
|1688  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__102   |     8|
|1689  |    mac_muladd_16s_15s_26ns_26_1_1_U870                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                |     9|
|1690  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_584                                                                                                                        |     9|
|1691  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__88    |     8|
|1692  |    mac_muladd_16s_15s_26ns_26_1_1_U871                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                |    77|
|1693  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_583                                                                                                                        |    77|
|1694  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20    |     8|
|1695  |    mac_muladd_16s_15s_26ns_26_1_1_U872                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                |    43|
|1696  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_582                                                                                                                        |    43|
|1697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27    |     8|
|1698  |    mac_muladd_16s_15s_26ns_26_1_1_U873                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                |    11|
|1699  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_581                                                                                                                        |    11|
|1700  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37    |     8|
|1701  |    mac_muladd_16s_15s_26ns_26_1_1_U874                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                |    41|
|1702  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_580                                                                                                                        |    41|
|1703  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__74    |     8|
|1704  |    mac_muladd_16s_15s_26ns_26_1_1_U875                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                |    15|
|1705  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_579                                                                                                                        |    15|
|1706  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39    |     8|
|1707  |    mac_muladd_16s_15s_26ns_26_1_1_U876                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                |    13|
|1708  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_578                                                                                                                        |    13|
|1709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24    |     8|
|1710  |    mac_muladd_16s_15s_26ns_26_1_1_U877                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                |    97|
|1711  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_577                                                                                                                        |    97|
|1712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__55    |     8|
|1713  |    mac_muladd_16s_15s_26ns_26_1_1_U878                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                |    11|
|1714  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_576                                                                                                                        |    11|
|1715  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__50    |     8|
|1716  |    mac_muladd_16s_15s_26ns_26_1_1_U879                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                |    40|
|1717  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_575                                                                                                                        |    40|
|1718  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__10  |     8|
|1719  |    mac_muladd_16s_15s_26ns_26_1_1_U880                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                |    11|
|1720  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_574                                                                                                                        |    11|
|1721  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37    |     8|
|1722  |    mac_muladd_16s_15s_26ns_26_1_1_U881                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                |    67|
|1723  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_573                                                                                                                        |    67|
|1724  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22    |     8|
|1725  |    mac_muladd_16s_15s_26ns_26_1_1_U882                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                |    45|
|1726  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_572                                                                                                                        |    45|
|1727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35    |     8|
|1728  |    mac_muladd_16s_15s_26ns_26_1_1_U883                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                |     9|
|1729  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_571                                                                                                                        |     9|
|1730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__95    |     8|
|1731  |    mac_muladd_16s_15s_26ns_26_1_1_U884                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                |    36|
|1732  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_570                                                                                                                        |    36|
|1733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8     |     8|
|1734  |    mac_muladd_16s_15s_26ns_26_1_1_U885                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                |    12|
|1735  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_569                                                                                                                        |    12|
|1736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35    |     8|
|1737  |    mac_muladd_16s_15s_26ns_26_1_1_U886                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                |    11|
|1738  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_568                                                                                                                        |    11|
|1739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5     |     8|
|1740  |    mac_muladd_16s_15s_26ns_26_1_1_U887                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                |    93|
|1741  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_567                                                                                                                        |    93|
|1742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__83    |     8|
|1743  |    mac_muladd_16s_15s_26ns_26_1_1_U888                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                |     8|
|1744  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_566                                                                                                                        |     8|
|1745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__87    |     8|
|1746  |    mac_muladd_16s_15s_26ns_26_1_1_U889                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                |     9|
|1747  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_565                                                                                                                        |     9|
|1748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__63    |     8|
|1749  |    mac_muladd_16s_15s_26ns_26_1_1_U891                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                |    77|
|1750  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_564                                                                                                                        |    77|
|1751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel        |     8|
|1752  |    mac_muladd_16s_15s_26ns_26_1_1_U892                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                |    46|
|1753  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_563                                                                                                                        |    46|
|1754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37    |     8|
|1755  |    mac_muladd_16s_15s_26ns_26_1_1_U893                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                |     9|
|1756  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_562                                                                                                                        |     9|
|1757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__104   |     8|
|1758  |    mac_muladd_16s_15s_26ns_26_1_1_U894                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                |    39|
|1759  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_561                                                                                                                        |    39|
|1760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__110   |     8|
|1761  |    mac_muladd_16s_15s_26ns_26_1_1_U895                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                |    15|
|1762  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_560                                                                                                                        |    15|
|1763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__93    |     8|
|1764  |    mac_muladd_16s_15s_26ns_26_1_1_U896                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                |    13|
|1765  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_559                                                                                                                        |    13|
|1766  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27    |     8|
|1767  |    mac_muladd_16s_15s_26ns_26_1_1_U897                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                |    95|
|1768  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_558                                                                                                                        |    95|
|1769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__47    |     8|
|1770  |    mac_muladd_16s_15s_26ns_26_1_1_U898                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                |    11|
|1771  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_557                                                                                                                        |    11|
|1772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__98    |     8|
|1773  |    mac_muladd_16s_15s_26ns_26_1_1_U899                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                |    12|
|1774  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_556                                                                                                                        |    12|
|1775  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__81    |     8|
|1776  |    mac_muladd_16s_15s_26ns_26_1_1_U900                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                |    40|
|1777  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_555                                                                                                                        |    40|
|1778  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__13  |     8|
|1779  |    mac_muladd_16s_15s_26ns_26_1_1_U901                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                |    76|
|1780  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_554                                                                                                                        |    76|
|1781  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29    |     8|
|1782  |    mac_muladd_16s_15s_26ns_26_1_1_U902                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                |    45|
|1783  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_553                                                                                                                        |    45|
|1784  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32    |     8|
|1785  |    mac_muladd_16s_15s_26ns_26_1_1_U903                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                |    12|
|1786  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_552                                                                                                                        |    12|
|1787  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30    |     8|
|1788  |    mac_muladd_16s_15s_26ns_26_1_1_U904                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                |    36|
|1789  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_551                                                                                                                        |    36|
|1790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__77    |     8|
|1791  |    mac_muladd_16s_15s_26ns_26_1_1_U905                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                |    12|
|1792  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_550                                                                                                                        |    12|
|1793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3     |     8|
|1794  |    mac_muladd_16s_15s_26ns_26_1_1_U906                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                |    11|
|1795  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_549                                                                                                                        |    11|
|1796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__73    |     8|
|1797  |    mac_muladd_16s_15s_26ns_26_1_1_U907                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                |    93|
|1798  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_548                                                                                                                        |    93|
|1799  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__46    |     8|
|1800  |    mac_muladd_16s_15s_26ns_26_1_1_U908                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                |     9|
|1801  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_547                                                                                                                        |     9|
|1802  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__45    |     8|
|1803  |    mac_muladd_16s_15s_26ns_26_1_1_U909                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                |     9|
|1804  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_546                                                                                                                        |     9|
|1805  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40    |     8|
|1806  |    mac_muladd_16s_15s_26ns_26_1_1_U910                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                |    75|
|1807  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_545                                                                                                                        |    75|
|1808  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34    |     8|
|1809  |    mac_muladd_16s_15s_26ns_26_1_1_U912                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                |    36|
|1810  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_544                                                                                                                        |    36|
|1811  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2     |     8|
|1812  |    mac_muladd_16s_15s_26ns_26_1_1_U913                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                |    42|
|1813  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_543                                                                                                                        |    42|
|1814  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__75    |     8|
|1815  |    mac_muladd_16s_15s_26ns_26_1_1_U914                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                |    74|
|1816  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_542                                                                                                                        |    74|
|1817  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__44    |     8|
|1818  |    mac_muladd_16s_15s_26ns_26_1_1_U915                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                |    47|
|1819  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_541                                                                                                                        |    47|
|1820  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__99    |     8|
|1821  |    mac_muladd_16s_15s_26ns_26_1_1_U916                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                |    13|
|1822  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_540                                                                                                                        |    13|
|1823  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31    |     8|
|1824  |    mac_muladd_16s_15s_26ns_26_1_1_U917                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                |    96|
|1825  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_539                                                                                                                        |    96|
|1826  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__111   |     8|
|1827  |    mac_muladd_16s_15s_26ns_26_1_1_U918                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                |    10|
|1828  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_538                                                                                                                        |    10|
|1829  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__109   |     8|
|1830  |    mac_muladd_16s_15s_26ns_26_1_1_U919                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                |    11|
|1831  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_537                                                                                                                        |    11|
|1832  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__103   |     8|
|1833  |    mac_muladd_16s_15s_26ns_26_1_1_U920                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                |    75|
|1834  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_536                                                                                                                        |    75|
|1835  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18    |     8|
|1836  |    mac_muladd_16s_15s_26ns_26_1_1_U921                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                |    41|
|1837  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_535                                                                                                                        |    41|
|1838  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__1   |     8|
|1839  |    mac_muladd_16s_15s_26ns_26_1_1_U922                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                |    44|
|1840  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_534                                                                                                                        |    44|
|1841  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28    |     8|
|1842  |    mac_muladd_16s_15s_26ns_26_1_1_U923                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                |    11|
|1843  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_533                                                                                                                        |    11|
|1844  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36    |     8|
|1845  |    mac_muladd_16s_15s_26ns_26_1_1_U924                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                |    37|
|1846  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_532                                                                                                                        |    37|
|1847  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49    |     8|
|1848  |    mac_muladd_16s_15s_26ns_26_1_1_U925                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                |    37|
|1849  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_531                                                                                                                        |    37|
|1850  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__105   |     8|
|1851  |    mac_muladd_16s_15s_26ns_26_1_1_U926                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                |    36|
|1852  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_530                                                                                                                        |    36|
|1853  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34    |     8|
|1854  |    mac_muladd_16s_15s_26ns_26_1_1_U927                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                |   118|
|1855  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_529                                                                                                                        |   118|
|1856  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1     |     8|
|1857  |    mac_muladd_16s_15s_26ns_26_1_1_U928                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                |     9|
|1858  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_528                                                                                                                        |     9|
|1859  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel        |     8|
|1860  |    mac_muladd_16s_15s_26ns_26_1_1_U929                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                |    43|
|1861  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_527                                                                                                                        |    43|
|1862  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__108   |     8|
|1863  |    mac_muladd_16s_15s_26ns_26_1_1_U930                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                |    68|
|1864  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_526                                                                                                                        |    68|
|1865  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19    |     8|
|1866  |    mac_muladd_16s_15s_26ns_26_1_1_U931                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                |     9|
|1867  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_525                                                                                                                        |     9|
|1868  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30    |     8|
|1869  |    mac_muladd_16s_15s_26ns_26_1_1_U933                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                |     8|
|1870  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_524                                                                                                                        |     8|
|1871  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__43    |     8|
|1872  |    mac_muladd_16s_15s_26ns_26_1_1_U934                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                |    39|
|1873  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_523                                                                                                                        |    39|
|1874  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__85    |     8|
|1875  |    mac_muladd_16s_15s_26ns_26_1_1_U935                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                |    16|
|1876  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_522                                                                                                                        |    16|
|1877  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21    |     8|
|1878  |    mac_muladd_16s_15s_26ns_26_1_1_U936                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                |    14|
|1879  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_521                                                                                                                        |    14|
|1880  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__80    |     8|
|1881  |    mac_muladd_16s_15s_26ns_26_1_1_U937                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                |    96|
|1882  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_520                                                                                                                        |    96|
|1883  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__97    |     8|
|1884  |    mac_muladd_16s_15s_26ns_26_1_1_U938                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                |    43|
|1885  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_519                                                                                                                        |    43|
|1886  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__60    |     8|
|1887  |    mac_muladd_16s_15s_26ns_26_1_1_U939                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                |    43|
|1888  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_518                                                                                                                        |    43|
|1889  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__92    |     8|
|1890  |    mac_muladd_16s_15s_26ns_26_1_1_U940                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                |    41|
|1891  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_517                                                                                                                        |    41|
|1892  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6     |     8|
|1893  |    mac_muladd_16s_15s_26ns_26_1_1_U941                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                |    45|
|1894  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_516                                                                                                                        |    45|
|1895  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38    |     8|
|1896  |    mac_muladd_16s_15s_26ns_26_1_1_U942                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                |    40|
|1897  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_515                                                                                                                        |    40|
|1898  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__6   |     8|
|1899  |    mac_muladd_16s_15s_26ns_26_1_1_U943                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                |    11|
|1900  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_514                                                                                                                        |    11|
|1901  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6     |     8|
|1902  |    mac_muladd_16s_15s_26ns_26_1_1_U944                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                |    37|
|1903  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_513                                                                                                                        |    37|
|1904  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2     |     8|
|1905  |    mac_muladd_16s_15s_26ns_26_1_1_U945                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                |    48|
|1906  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_512                                                                                                                        |    48|
|1907  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12    |     8|
|1908  |    mac_muladd_16s_15s_26ns_26_1_1_U946                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                |    45|
|1909  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_511                                                                                                                        |    45|
|1910  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__100   |     8|
|1911  |    mac_muladd_16s_15s_26ns_26_1_1_U947                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                |    93|
|1912  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_510                                                                                                                        |    93|
|1913  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38    |     8|
|1914  |    mac_muladd_16s_15s_26ns_26_1_1_U948                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                |     9|
|1915  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_509                                                                                                                        |     9|
|1916  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__51    |     8|
|1917  |    mac_muladd_16s_15s_26ns_26_1_1_U949                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                |     8|
|1918  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_508                                                                                                                        |     8|
|1919  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__65    |     8|
|1920  |    mac_muladd_16s_15s_26ns_26_1_1_U950                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                |    76|
|1921  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_507                                                                                                                        |    76|
|1922  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14    |     8|
|1923  |    mac_muladd_16s_15s_26ns_26_1_1_U951                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                |     9|
|1924  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_506                                                                                                                        |     9|
|1925  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21    |     8|
|1926  |    mac_muladd_16s_15s_26ns_26_1_1_U952                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                |    43|
|1927  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_505                                                                                                                        |    43|
|1928  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23    |     8|
|1929  |    mac_muladd_16s_15s_26ns_26_1_1_U954                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                |    39|
|1930  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_504                                                                                                                        |    39|
|1931  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29    |     8|
|1932  |    mac_muladd_16s_15s_26ns_26_1_1_U955                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                |    49|
|1933  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_503                                                                                                                        |    49|
|1934  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15    |     8|
|1935  |    mac_muladd_16s_15s_26ns_26_1_1_U956                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                |    13|
|1936  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_502                                                                                                                        |    13|
|1937  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__106   |     8|
|1938  |    mac_muladd_16s_15s_26ns_26_1_1_U957                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                |    97|
|1939  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_501                                                                                                                        |    97|
|1940  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__41    |     8|
|1941  |    mac_muladd_16s_15s_26ns_26_1_1_U958                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                |    43|
|1942  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_500                                                                                                                        |    43|
|1943  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__53    |     8|
|1944  |    mac_muladd_16s_15s_26ns_26_1_1_U959                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                |    11|
|1945  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_499                                                                                                                        |    11|
|1946  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33    |     8|
|1947  |    mac_muladd_16s_15s_26ns_26_1_1_U960                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                |    75|
|1948  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_498                                                                                                                        |    75|
|1949  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11    |     8|
|1950  |    mac_muladd_16s_15s_26ns_26_1_1_U961                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                |    44|
|1951  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_497                                                                                                                        |    44|
|1952  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U891/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13    |     8|
|1953  |    mac_muladd_16s_15s_26ns_26_1_1_U962                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                |    42|
|1954  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_496                                                                                                                        |    42|
|1955  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U928/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26    |     8|
|1956  |    mac_muladd_16s_15s_26ns_26_1_1_U963                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                |    40|
|1957  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                                                                                                            |    40|
|1958  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0/mac_muladd_16s_13ns_26ns_26_1_1_U827/hls_dummy_mac_muladd_16s_13ns_26ns_26_1_1_DSP48_1_U/p_funnel__9   |     8|
|1959  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_10_4                                                                                                   |  8856|
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:48 . Memory (MB): peak = 4338.312 ; gain = 1905.508 ; free physical = 669502 ; free virtual = 941813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 4342.223 ; gain = 1909.418 ; free physical = 684536 ; free virtual = 956847
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 4342.223 ; gain = 1909.418 ; free physical = 684541 ; free virtual = 956842
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 4342.223 ; gain = 0.000 ; free physical = 683799 ; free virtual = 956099
INFO: [Netlist 29-17] Analyzing 3402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4723.570 ; gain = 0.000 ; free physical = 684135 ; free virtual = 956439
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2505 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 900 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: d6a26521
INFO: [Common 17-83] Releasing license: Synthesis
301 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:13 . Memory (MB): peak = 4723.570 ; gain = 2314.664 ; free physical = 684270 ; free virtual = 956574
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17512.169; main = 4011.396; forked = 14057.410
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22537.855; main = 4723.574; forked = 18199.539
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4787.602 ; gain = 64.031 ; free physical = 684230 ; free virtual = 956535

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10ccf08f7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5155.992 ; gain = 368.391 ; free physical = 679729 ; free virtual = 951834

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cc4871c9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679489 ; free virtual = 951593
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122b03066

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679357 ; free virtual = 951461
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e5cbf1a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679484 ; free virtual = 951588
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: bb4bcec3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679506 ; free virtual = 951609
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: bb4bcec3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679461 ; free virtual = 951563
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bb4bcec3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679462 ; free virtual = 951564

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bb4bcec3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679439 ; free virtual = 951541

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bb4bcec3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679439 ; free virtual = 951542

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679440 ; free virtual = 951542
Ending Netlist Obfuscation Task | Checksum: bb4bcec3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5323.945 ; gain = 0.000 ; free physical = 679441 ; free virtual = 951542
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:25 . Memory (MB): peak = 5323.945 ; gain = 600.375 ; free physical = 679441 ; free virtual = 951543
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 11:53:04 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h2m51s *****
INFO: [HLS 200-112] Total CPU user time: 330.08 seconds. Total CPU system time: 24.56 seconds. Total elapsed time: 322.04 seconds; peak allocated memory: 2.109 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep  9 11:53:06 2025...
