[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncArgDirection/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 210
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncArgDirection/dut.sv
n<> u<209> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<209> s<208> l<1:1>
  n<> u<208> t<Source_text> p<209> c<207> l<1:1> el<15:10>
    n<> u<207> t<Description> p<208> c<206> l<1:1> el<15:10>
      n<> u<206> t<Module_declaration> p<207> c<5> l<1:1> el<15:10>
        n<> u<5> t<Module_nonansi_header> p<206> c<2> s<142> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<142> t<Module_item> p<206> c<141> s<167> l<2:1> el<8:12>
          n<> u<141> t<Non_port_module_item> p<142> c<140> l<2:1> el<8:12>
            n<> u<140> t<Module_or_generate_item> p<141> c<139> l<2:1> el<8:12>
              n<> u<139> t<Module_common_item> p<140> c<138> l<2:1> el<8:12>
                n<> u<138> t<Module_or_generate_item_declaration> p<139> c<137> l<2:1> el<8:12>
                  n<> u<137> t<Package_or_generate_item_declaration> p<138> c<136> l<2:1> el<8:12>
                    n<> u<136> t<Function_declaration> p<137> c<6> l<2:1> el<8:12>
                      n<> u<6> t<Lifetime_Automatic> p<136> s<135> l<2:10> el<2:19>
                      n<> u<135> t<Function_body_declaration> p<136> c<20> l<2:20> el<8:12>
                        n<> u<20> t<Function_data_type_or_implicit> p<135> c<19> s<21> l<2:20> el<2:31>
                          n<> u<19> t<Function_data_type> p<20> c<18> l<2:20> el<2:31>
                            n<> u<18> t<Data_type> p<19> c<7> l<2:20> el<2:31>
                              n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:20> el<2:25>
                              n<> u<17> t<Packed_dimension> p<18> c<16> l<2:26> el<2:31>
                                n<> u<16> t<Constant_range> p<17> c<11> l<2:27> el<2:30>
                                  n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:27> el<2:28>
                                    n<> u<10> t<Constant_primary> p<11> c<9> l<2:27> el<2:28>
                                      n<> u<9> t<Primary_literal> p<10> c<8> l<2:27> el<2:28>
                                        n<7> u<8> t<INT_CONST> p<9> l<2:27> el<2:28>
                                  n<> u<15> t<Constant_expression> p<16> c<14> l<2:29> el<2:30>
                                    n<> u<14> t<Constant_primary> p<15> c<13> l<2:29> el<2:30>
                                      n<> u<13> t<Primary_literal> p<14> c<12> l<2:29> el<2:30>
                                        n<0> u<12> t<INT_CONST> p<13> l<2:29> el<2:30>
                        n<aes_rev_order_bit> u<21> t<STRING_CONST> p<135> s<37> l<2:32> el<2:49>
                        n<> u<37> t<Tf_port_list> p<135> c<36> s<55> l<2:50> el<2:64>
                          n<> u<36> t<Tf_port_item> p<37> c<34> l<2:50> el<2:64>
                            n<> u<34> t<Data_type_or_implicit> p<36> c<33> s<35> l<2:50> el<2:61>
                              n<> u<33> t<Data_type> p<34> c<22> l<2:50> el<2:61>
                                n<> u<22> t<IntVec_TypeLogic> p<33> s<32> l<2:50> el<2:55>
                                n<> u<32> t<Packed_dimension> p<33> c<31> l<2:56> el<2:61>
                                  n<> u<31> t<Constant_range> p<32> c<26> l<2:57> el<2:60>
                                    n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<2:57> el<2:58>
                                      n<> u<25> t<Constant_primary> p<26> c<24> l<2:57> el<2:58>
                                        n<> u<24> t<Primary_literal> p<25> c<23> l<2:57> el<2:58>
                                          n<7> u<23> t<INT_CONST> p<24> l<2:57> el<2:58>
                                    n<> u<30> t<Constant_expression> p<31> c<29> l<2:59> el<2:60>
                                      n<> u<29> t<Constant_primary> p<30> c<28> l<2:59> el<2:60>
                                        n<> u<28> t<Primary_literal> p<29> c<27> l<2:59> el<2:60>
                                          n<0> u<27> t<INT_CONST> p<28> l<2:59> el<2:60>
                            n<in> u<35> t<STRING_CONST> p<36> l<2:62> el<2:64>
                        n<> u<55> t<Block_item_declaration> p<135> c<54> s<124> l<3:3> el<3:19>
                          n<> u<54> t<Data_declaration> p<55> c<53> l<3:3> el<3:19>
                            n<> u<53> t<Variable_declaration> p<54> c<49> l<3:3> el<3:19>
                              n<> u<49> t<Data_type> p<53> c<38> s<52> l<3:3> el<3:14>
                                n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<3:3> el<3:8>
                                n<> u<48> t<Packed_dimension> p<49> c<47> l<3:9> el<3:14>
                                  n<> u<47> t<Constant_range> p<48> c<42> l<3:10> el<3:13>
                                    n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<3:10> el<3:11>
                                      n<> u<41> t<Constant_primary> p<42> c<40> l<3:10> el<3:11>
                                        n<> u<40> t<Primary_literal> p<41> c<39> l<3:10> el<3:11>
                                          n<7> u<39> t<INT_CONST> p<40> l<3:10> el<3:11>
                                    n<> u<46> t<Constant_expression> p<47> c<45> l<3:12> el<3:13>
                                      n<> u<45> t<Constant_primary> p<46> c<44> l<3:12> el<3:13>
                                        n<> u<44> t<Primary_literal> p<45> c<43> l<3:12> el<3:13>
                                          n<0> u<43> t<INT_CONST> p<44> l<3:12> el<3:13>
                              n<> u<52> t<List_of_variable_decl_assignments> p<53> c<51> l<3:15> el<3:18>
                                n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<3:15> el<3:18>
                                  n<out> u<50> t<STRING_CONST> p<51> l<3:15> el<3:18>
                        n<> u<124> t<Function_statement_or_null> p<135> c<123> s<133> l<4:3> el<6:6>
                          n<> u<123> t<Statement> p<124> c<122> l<4:3> el<6:6>
                            n<> u<122> t<Statement_item> p<123> c<121> l<4:3> el<6:6>
                              n<> u<121> t<Loop_statement> p<122> c<120> l<4:3> el<6:6>
                                n<> u<120> t<FOR> p<121> s<64> l<4:3> el<4:6>
                                n<> u<64> t<For_initialization> p<121> c<63> s<74> l<4:8> el<4:15>
                                  n<> u<63> t<For_variable_declaration> p<64> c<57> l<4:8> el<4:15>
                                    n<> u<57> t<Data_type> p<63> c<56> s<58> l<4:8> el<4:11>
                                      n<> u<56> t<IntegerAtomType_Int> p<57> l<4:8> el<4:11>
                                    n<i> u<58> t<STRING_CONST> p<63> s<62> l<4:12> el<4:13>
                                    n<> u<62> t<Expression> p<63> c<61> l<4:14> el<4:15>
                                      n<> u<61> t<Primary> p<62> c<60> l<4:14> el<4:15>
                                        n<> u<60> t<Primary_literal> p<61> c<59> l<4:14> el<4:15>
                                          n<0> u<59> t<INT_CONST> p<60> l<4:14> el<4:15>
                                n<> u<74> t<Expression> p<121> c<68> s<83> l<4:17> el<4:20>
                                  n<> u<68> t<Expression> p<74> c<67> s<73> l<4:17> el<4:18>
                                    n<> u<67> t<Primary> p<68> c<66> l<4:17> el<4:18>
                                      n<> u<66> t<Primary_literal> p<67> c<65> l<4:17> el<4:18>
                                        n<i> u<65> t<STRING_CONST> p<66> l<4:17> el<4:18>
                                  n<> u<73> t<BinOp_Less> p<74> s<72> l<4:18> el<4:19>
                                  n<> u<72> t<Expression> p<74> c<71> l<4:19> el<4:20>
                                    n<> u<71> t<Primary> p<72> c<70> l<4:19> el<4:20>
                                      n<> u<70> t<Primary_literal> p<71> c<69> l<4:19> el<4:20>
                                        n<8> u<69> t<INT_CONST> p<70> l<4:19> el<4:20>
                                n<> u<83> t<For_step> p<121> c<82> s<119> l<4:22> el<4:25>
                                  n<> u<82> t<For_step_assignment> p<83> c<81> l<4:22> el<4:25>
                                    n<> u<81> t<Inc_or_dec_expression> p<82> c<79> l<4:22> el<4:25>
                                      n<> u<79> t<Variable_lvalue> p<81> c<76> s<80> l<4:22> el<4:23>
                                        n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<4:22> el<4:23>
                                          n<i> u<75> t<STRING_CONST> p<76> l<4:22> el<4:23>
                                        n<> u<78> t<Select> p<79> c<77> l<4:23> el<4:23>
                                          n<> u<77> t<Bit_select> p<78> l<4:23> el<4:23>
                                      n<> u<80> t<IncDec_PlusPlus> p<81> l<4:23> el<4:25>
                                n<> u<119> t<Statement_or_null> p<121> c<118> l<4:27> el<6:6>
                                  n<> u<118> t<Statement> p<119> c<117> l<4:27> el<6:6>
                                    n<> u<117> t<Statement_item> p<118> c<116> l<4:27> el<6:6>
                                      n<> u<116> t<Seq_block> p<117> c<114> l<4:27> el<6:6>
                                        n<> u<114> t<Statement_or_null> p<116> c<113> s<115> l<5:5> el<5:22>
                                          n<> u<113> t<Statement> p<114> c<112> l<5:5> el<5:22>
                                            n<> u<112> t<Statement_item> p<113> c<111> l<5:5> el<5:22>
                                              n<> u<111> t<Blocking_assignment> p<112> c<110> l<5:5> el<5:21>
                                                n<> u<110> t<Operator_assignment> p<111> c<92> l<5:5> el<5:21>
                                                  n<> u<92> t<Variable_lvalue> p<110> c<85> s<93> l<5:5> el<5:11>
                                                    n<> u<85> t<Ps_or_hierarchical_identifier> p<92> c<84> s<91> l<5:5> el<5:8>
                                                      n<out> u<84> t<STRING_CONST> p<85> l<5:5> el<5:8>
                                                    n<> u<91> t<Select> p<92> c<90> l<5:8> el<5:11>
                                                      n<> u<90> t<Bit_select> p<91> c<89> l<5:8> el<5:11>
                                                        n<> u<89> t<Expression> p<90> c<88> l<5:9> el<5:10>
                                                          n<> u<88> t<Primary> p<89> c<87> l<5:9> el<5:10>
                                                            n<> u<87> t<Primary_literal> p<88> c<86> l<5:9> el<5:10>
                                                              n<i> u<86> t<STRING_CONST> p<87> l<5:9> el<5:10>
                                                  n<> u<93> t<AssignOp_Assign> p<110> s<109> l<5:12> el<5:13>
                                                  n<> u<109> t<Expression> p<110> c<108> l<5:14> el<5:21>
                                                    n<> u<108> t<Primary> p<109> c<107> l<5:14> el<5:21>
                                                      n<> u<107> t<Complex_func_call> p<108> c<94> l<5:14> el<5:21>
                                                        n<in> u<94> t<STRING_CONST> p<107> s<106> l<5:14> el<5:16>
                                                        n<> u<106> t<Select> p<107> c<105> l<5:16> el<5:21>
                                                          n<> u<105> t<Bit_select> p<106> c<104> l<5:16> el<5:21>
                                                            n<> u<104> t<Expression> p<105> c<98> l<5:17> el<5:20>
                                                              n<> u<98> t<Expression> p<104> c<97> s<103> l<5:17> el<5:18>
                                                                n<> u<97> t<Primary> p<98> c<96> l<5:17> el<5:18>
                                                                  n<> u<96> t<Primary_literal> p<97> c<95> l<5:17> el<5:18>
                                                                    n<7> u<95> t<INT_CONST> p<96> l<5:17> el<5:18>
                                                              n<> u<103> t<BinOp_Minus> p<104> s<102> l<5:18> el<5:19>
                                                              n<> u<102> t<Expression> p<104> c<101> l<5:19> el<5:20>
                                                                n<> u<101> t<Primary> p<102> c<100> l<5:19> el<5:20>
                                                                  n<> u<100> t<Primary_literal> p<101> c<99> l<5:19> el<5:20>
                                                                    n<i> u<99> t<STRING_CONST> p<100> l<5:19> el<5:20>
                                        n<> u<115> t<END> p<116> l<6:3> el<6:6>
                        n<> u<133> t<Function_statement_or_null> p<135> c<132> s<134> l<7:3> el<7:14>
                          n<> u<132> t<Statement> p<133> c<131> l<7:3> el<7:14>
                            n<> u<131> t<Statement_item> p<132> c<130> l<7:3> el<7:14>
                              n<> u<130> t<Jump_statement> p<131> c<129> l<7:3> el<7:14>
                                n<> u<129> t<RETURN> p<130> s<128> l<7:3> el<7:9>
                                n<> u<128> t<Expression> p<130> c<127> l<7:10> el<7:13>
                                  n<> u<127> t<Primary> p<128> c<126> l<7:10> el<7:13>
                                    n<> u<126> t<Primary_literal> p<127> c<125> l<7:10> el<7:13>
                                      n<out> u<125> t<STRING_CONST> p<126> l<7:10> el<7:13>
                        n<> u<134> t<ENDFUNCTION> p<135> l<8:1> el<8:12>
        n<> u<167> t<Module_item> p<206> c<166> s<183> l<10:1> el<10:42>
          n<> u<166> t<Non_port_module_item> p<167> c<165> l<10:1> el<10:42>
            n<> u<165> t<Module_or_generate_item> p<166> c<164> l<10:1> el<10:42>
              n<> u<164> t<Module_common_item> p<165> c<163> l<10:1> el<10:42>
                n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<10:1> el<10:42>
                  n<> u<162> t<Package_or_generate_item_declaration> p<163> c<161> l<10:1> el<10:42>
                    n<> u<161> t<Data_declaration> p<162> c<160> l<10:1> el<10:42>
                      n<> u<160> t<Variable_declaration> p<161> c<154> l<10:1> el<10:42>
                        n<> u<154> t<Data_type> p<160> c<143> s<159> l<10:1> el<10:12>
                          n<> u<143> t<IntVec_TypeLogic> p<154> s<153> l<10:1> el<10:6>
                          n<> u<153> t<Packed_dimension> p<154> c<152> l<10:7> el<10:12>
                            n<> u<152> t<Constant_range> p<153> c<147> l<10:8> el<10:11>
                              n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<10:8> el<10:9>
                                n<> u<146> t<Constant_primary> p<147> c<145> l<10:8> el<10:9>
                                  n<> u<145> t<Primary_literal> p<146> c<144> l<10:8> el<10:9>
                                    n<7> u<144> t<INT_CONST> p<145> l<10:8> el<10:9>
                              n<> u<151> t<Constant_expression> p<152> c<150> l<10:10> el<10:11>
                                n<> u<150> t<Constant_primary> p<151> c<149> l<10:10> el<10:11>
                                  n<> u<149> t<Primary_literal> p<150> c<148> l<10:10> el<10:11>
                                    n<0> u<148> t<INT_CONST> p<149> l<10:10> el<10:11>
                        n<> u<159> t<List_of_variable_decl_assignments> p<160> c<156> l<10:19> el<10:41>
                          n<> u<156> t<Variable_decl_assignment> p<159> c<155> s<158> l<10:19> el<10:31>
                            n<ctr_we_o_rev> u<155> t<STRING_CONST> p<156> l<10:19> el<10:31>
                          n<> u<158> t<Variable_decl_assignment> p<159> c<157> l<10:33> el<10:41>
                            n<ctr_we_o> u<157> t<STRING_CONST> p<158> l<10:33> el<10:41>
        n<> u<183> t<Module_item> p<206> c<182> s<204> l<12:1> el<12:35>
          n<> u<182> t<Non_port_module_item> p<183> c<181> l<12:1> el<12:35>
            n<> u<181> t<Module_or_generate_item> p<182> c<180> l<12:1> el<12:35>
              n<> u<180> t<Module_common_item> p<181> c<179> l<12:1> el<12:35>
                n<> u<179> t<Continuous_assign> p<180> c<178> l<12:1> el<12:35>
                  n<> u<178> t<List_of_net_assignments> p<179> c<177> l<12:8> el<12:34>
                    n<> u<177> t<Net_assignment> p<178> c<172> l<12:8> el<12:34>
                      n<> u<172> t<Net_lvalue> p<177> c<169> s<176> l<12:8> el<12:20>
                        n<> u<169> t<Ps_or_hierarchical_identifier> p<172> c<168> s<171> l<12:8> el<12:20>
                          n<ctr_we_o_rev> u<168> t<STRING_CONST> p<169> l<12:8> el<12:20>
                        n<> u<171> t<Constant_select> p<172> c<170> l<12:21> el<12:21>
                          n<> u<170> t<Constant_bit_select> p<171> l<12:21> el<12:21>
                      n<> u<176> t<Expression> p<177> c<175> l<12:23> el<12:34>
                        n<> u<175> t<Primary> p<176> c<174> l<12:23> el<12:34>
                          n<> u<174> t<Primary_literal> p<175> c<173> l<12:23> el<12:34>
                            n<8'b00001111> u<173> t<INT_CONST> p<174> l<12:23> el<12:34>
        n<> u<204> t<Module_item> p<206> c<203> s<205> l<14:1> el<14:51>
          n<> u<203> t<Non_port_module_item> p<204> c<202> l<14:1> el<14:51>
            n<> u<202> t<Module_or_generate_item> p<203> c<201> l<14:1> el<14:51>
              n<> u<201> t<Module_common_item> p<202> c<200> l<14:1> el<14:51>
                n<> u<200> t<Continuous_assign> p<201> c<199> l<14:1> el<14:51>
                  n<> u<199> t<List_of_net_assignments> p<200> c<198> l<14:8> el<14:50>
                    n<> u<198> t<Net_assignment> p<199> c<188> l<14:8> el<14:50>
                      n<> u<188> t<Net_lvalue> p<198> c<185> s<197> l<14:8> el<14:16>
                        n<> u<185> t<Ps_or_hierarchical_identifier> p<188> c<184> s<187> l<14:8> el<14:16>
                          n<ctr_we_o> u<184> t<STRING_CONST> p<185> l<14:8> el<14:16>
                        n<> u<187> t<Constant_select> p<188> c<186> l<14:17> el<14:17>
                          n<> u<186> t<Constant_bit_select> p<187> l<14:17> el<14:17>
                      n<> u<197> t<Expression> p<198> c<196> l<14:19> el<14:50>
                        n<> u<196> t<Primary> p<197> c<195> l<14:19> el<14:50>
                          n<> u<195> t<Complex_func_call> p<196> c<189> l<14:19> el<14:50>
                            n<aes_rev_order_bit> u<189> t<STRING_CONST> p<195> s<194> l<14:19> el<14:36>
                            n<> u<194> t<List_of_arguments> p<195> c<193> l<14:37> el<14:49>
                              n<> u<193> t<Expression> p<194> c<192> l<14:37> el<14:49>
                                n<> u<192> t<Primary> p<193> c<191> l<14:37> el<14:49>
                                  n<> u<191> t<Primary_literal> p<192> c<190> l<14:37> el<14:49>
                                    n<ctr_we_o_rev> u<190> t<STRING_CONST> p<191> l<14:37> el<14:49>
        n<> u<205> t<ENDMODULE> p<206> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncArgDirection/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncArgDirection/dut.sv:1:1: Compile module "work@dut".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             3
Begin                                                  2
BitSelect                                              2
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
Constant                                              27
ContAssign                                             2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
ForStmt                                                1
FuncCall                                               1
Function                                              10
IODecl                                                12
IntTypespec                                           10
IntVar                                                 5
LogicTypespec                                          5
LogicVar                                               5
Module                                                 1
Operation                                              3
Package                                                1
Range                                                  9
RefObj                                                 8
RefTypespec                                           17
ReturnStmt                                             1
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncArgDirection/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiVariables:
      \_IntVar: (builtin::mailbox::num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::num)
          |vpiFullName:builtin::mailbox::num
          |vpiActual:
          \_IntTypespec: , line:6:14, endln:6:17
        |vpiFullName:builtin::mailbox::num
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::num)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::num)
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiVariables:
      \_LogicVar: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
      |vpiReg:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiImportTypespec:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_get)
          |vpiFullName:builtin::mailbox::try_get
          |vpiActual:
          \_IntTypespec: , line:18:14, endln:18:17
        |vpiFullName:builtin::mailbox::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_peek)
          |vpiFullName:builtin::mailbox::try_peek
          |vpiActual:
          \_IntTypespec: , line:24:14, endln:24:17
        |vpiFullName:builtin::mailbox::try_peek
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiVariables:
      \_ClassVar: (builtin::process::self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::self::builtin::process), line:34:21, endln:34:28
          |vpiParent:
          \_ClassVar: (builtin::process::self)
          |vpiName:builtin::process
          |vpiFullName:builtin::process::self::builtin::process
          |vpiActual:
          \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiImportTypespec:
      \_ClassVar: (builtin::process::self)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_ClassVar: (builtin::process::self)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiVariables:
      \_EnumVar: (builtin::process::status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
          |vpiParent:
          \_EnumVar: (builtin::process::status)
          |vpiName:state
          |vpiFullName:builtin::process::status::state
          |vpiActual:
          \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiFullName:builtin::process::status
      |vpiImportTypespec:
      \_EnumVar: (builtin::process::status)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_EnumVar: (builtin::process::status)
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiVariables:
      \_IntVar: (builtin::semaphore::try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
          |vpiParent:
          \_IntVar: (builtin::semaphore::try_get)
          |vpiFullName:builtin::semaphore::try_get
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
        |vpiFullName:builtin::semaphore::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FuncArgDirection/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiVariables:
  \_LogicVar: (work@dut.ctr_we_o_rev), line:10:19, endln:10:31
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.ctr_we_o_rev), line:10:1, endln:10:12
      |vpiParent:
      \_LogicVar: (work@dut.ctr_we_o_rev), line:10:19, endln:10:31
      |vpiFullName:work@dut.ctr_we_o_rev
      |vpiActual:
      \_LogicTypespec: , line:10:1, endln:10:12
    |vpiName:ctr_we_o_rev
    |vpiFullName:work@dut.ctr_we_o_rev
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@dut.ctr_we_o), line:10:33, endln:10:41
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.ctr_we_o), line:10:1, endln:10:12
      |vpiParent:
      \_LogicVar: (work@dut.ctr_we_o), line:10:33, endln:10:41
      |vpiFullName:work@dut.ctr_we_o
      |vpiActual:
      \_LogicTypespec: , line:10:1, endln:10:12
    |vpiName:ctr_we_o
    |vpiFullName:work@dut.ctr_we_o
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@dut.ctr_we_o_rev), line:10:19, endln:10:31
  |vpiReg:
  \_LogicVar: (work@dut.ctr_we_o), line:10:33, endln:10:41
  |vpiInternalScope:
  \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiName:aes_rev_order_bit
    |vpiFullName:work@dut.aes_rev_order_bit
    |vpiVariables:
    \_LogicVar: (work@dut.aes_rev_order_bit)
      |vpiParent:
      \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
      |vpiTypespec:
      \_RefTypespec: (work@dut.aes_rev_order_bit), line:2:20, endln:2:31
        |vpiParent:
        \_LogicVar: (work@dut.aes_rev_order_bit)
        |vpiFullName:work@dut.aes_rev_order_bit
        |vpiActual:
        \_LogicTypespec: , line:2:20, endln:2:31
      |vpiFullName:work@dut.aes_rev_order_bit
    |vpiReg:
    \_LogicVar: (work@dut.aes_rev_order_bit)
    |vpiInternalScope:
    \_Begin: (work@dut.aes_rev_order_bit)
      |vpiParent:
      \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
      |vpiFullName:work@dut.aes_rev_order_bit
      |vpiVariables:
      \_LogicVar: (work@dut.aes_rev_order_bit.out), line:3:15, endln:3:18
        |vpiParent:
        \_Begin: (work@dut.aes_rev_order_bit)
        |vpiTypespec:
        \_RefTypespec: (work@dut.aes_rev_order_bit.out), line:3:3, endln:3:14
          |vpiParent:
          \_LogicVar: (work@dut.aes_rev_order_bit.out), line:3:15, endln:3:18
          |vpiFullName:work@dut.aes_rev_order_bit.out
          |vpiActual:
          \_LogicTypespec: , line:3:3, endln:3:14
        |vpiName:out
        |vpiFullName:work@dut.aes_rev_order_bit.out
      |vpiVariables:
      \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
        |vpiParent:
        \_Begin: (work@dut.aes_rev_order_bit)
        |vpiTypespec:
        \_RefTypespec: (work@dut.aes_rev_order_bit.i), line:4:8, endln:4:11
          |vpiParent:
          \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
          |vpiFullName:work@dut.aes_rev_order_bit.i
          |vpiActual:
          \_IntTypespec: , line:4:8, endln:4:11
        |vpiName:i
        |vpiFullName:work@dut.aes_rev_order_bit.i
        |vpiSigned:1
      |vpiReg:
      \_LogicVar: (work@dut.aes_rev_order_bit.out), line:3:15, endln:3:18
      |vpiInternalScope:
      \_ForStmt: (work@dut.aes_rev_order_bit), line:4:3, endln:6:6
        |vpiParent:
        \_Begin: (work@dut.aes_rev_order_bit)
        |vpiFullName:work@dut.aes_rev_order_bit
        |vpiInternalScope:
        \_Begin: (work@dut.aes_rev_order_bit), line:4:27, endln:6:6
          |vpiParent:
          \_ForStmt: (work@dut.aes_rev_order_bit), line:4:3, endln:6:6
          |vpiFullName:work@dut.aes_rev_order_bit
          |vpiStmt:
          \_Assignment: , line:5:5, endln:5:21
            |vpiParent:
            \_Begin: (work@dut.aes_rev_order_bit), line:4:27, endln:6:6
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_BitSelect: (work@dut.aes_rev_order_bit.in), line:5:16, endln:5:21
              |vpiParent:
              \_Assignment: , line:5:5, endln:5:21
              |vpiName:in
              |vpiFullName:work@dut.aes_rev_order_bit.in
              |vpiActual:
              \_IODecl: (in), line:2:62, endln:2:64
              |vpiIndex:
              \_Operation: , line:5:17, endln:5:20
                |vpiParent:
                \_BitSelect: (work@dut.aes_rev_order_bit.in), line:5:16, endln:5:21
                |vpiOpType:11
                |vpiOperand:
                \_Constant: , line:5:17, endln:5:18
                  |vpiParent:
                  \_Operation: , line:5:17, endln:5:20
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                  |vpiConstType:9
                |vpiOperand:
                \_RefObj: (work@dut.aes_rev_order_bit.in.i), line:5:19, endln:5:20
                  |vpiParent:
                  \_Operation: , line:5:17, endln:5:20
                  |vpiName:i
                  |vpiFullName:work@dut.aes_rev_order_bit.in.i
                  |vpiActual:
                  \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
            |vpiLhs:
            \_BitSelect: (work@dut.aes_rev_order_bit.out), line:5:8, endln:5:11
              |vpiParent:
              \_Assignment: , line:5:5, endln:5:21
              |vpiName:out
              |vpiFullName:work@dut.aes_rev_order_bit.out
              |vpiActual:
              \_LogicVar: (work@dut.aes_rev_order_bit.out), line:3:15, endln:3:18
              |vpiIndex:
              \_RefObj: (work@dut.aes_rev_order_bit.i), line:5:9, endln:5:10
                |vpiParent:
                \_BitSelect: (work@dut.aes_rev_order_bit.out), line:5:8, endln:5:11
                |vpiName:i
                |vpiFullName:work@dut.aes_rev_order_bit.i
                |vpiActual:
                \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
        |vpiForInitStmt:
        \_Assignment: , line:4:8, endln:4:15
          |vpiParent:
          \_ForStmt: (work@dut.aes_rev_order_bit), line:4:3, endln:6:6
          |vpiRhs:
          \_Constant: , line:4:14, endln:4:15
            |vpiParent:
            \_Assignment: , line:4:8, endln:4:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
        |vpiForIncStmt:
        \_Operation: , line:4:22, endln:4:25
          |vpiParent:
          \_ForStmt: (work@dut.aes_rev_order_bit), line:4:3, endln:6:6
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@dut.aes_rev_order_bit.i), line:4:22, endln:4:23
            |vpiParent:
            \_Operation: , line:4:22, endln:4:25
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
            |vpiActual:
            \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
        |vpiCondition:
        \_Operation: , line:4:17, endln:4:20
          |vpiParent:
          \_ForStmt: (work@dut.aes_rev_order_bit), line:4:3, endln:6:6
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@dut.aes_rev_order_bit.i), line:4:17, endln:4:18
            |vpiParent:
            \_Operation: , line:4:17, endln:4:20
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
            |vpiActual:
            \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
          |vpiOperand:
          \_Constant: , line:4:19, endln:4:20
            |vpiParent:
            \_Operation: , line:4:17, endln:4:20
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@dut.aes_rev_order_bit), line:4:27, endln:6:6
      |vpiTypedef:
      \_LogicTypespec: , line:3:3, endln:3:14
        |vpiParent:
        \_Begin: (work@dut.aes_rev_order_bit)
        |vpiRange:
        \_Range: , line:3:9, endln:3:14
          |vpiParent:
          \_LogicTypespec: , line:3:3, endln:3:14
          |vpiLeftRange:
          \_Constant: , line:3:10, endln:3:11
            |vpiParent:
            \_Range: , line:3:9, endln:3:14
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:3:12, endln:3:13
            |vpiParent:
            \_Range: , line:3:9, endln:3:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiTypedef:
      \_IntTypespec: , line:4:8, endln:4:11
        |vpiParent:
        \_Begin: (work@dut.aes_rev_order_bit)
        |vpiSigned:1
      |vpiImportTypespec:
      \_LogicTypespec: , line:3:3, endln:3:14
      |vpiImportTypespec:
      \_LogicVar: (work@dut.aes_rev_order_bit.out), line:3:15, endln:3:18
      |vpiImportTypespec:
      \_IntTypespec: , line:4:8, endln:4:11
      |vpiImportTypespec:
      \_IntVar: (work@dut.aes_rev_order_bit.i), line:4:12, endln:4:13
      |vpiStmt:
      \_ForStmt: (work@dut.aes_rev_order_bit), line:4:3, endln:6:6
      |vpiStmt:
      \_ReturnStmt: , line:7:3, endln:7:13
        |vpiParent:
        \_Begin: (work@dut.aes_rev_order_bit)
        |vpiCondition:
        \_RefObj: (work@dut.aes_rev_order_bit.out), line:7:10, endln:7:13
          |vpiParent:
          \_ReturnStmt: , line:7:3, endln:7:13
          |vpiName:out
          |vpiFullName:work@dut.aes_rev_order_bit.out
          |vpiActual:
          \_LogicVar: (work@dut.aes_rev_order_bit.out), line:3:15, endln:3:18
    |vpiTypedef:
    \_LogicTypespec: , line:2:20, endln:2:31
      |vpiParent:
      \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
      |vpiRange:
      \_Range: , line:2:26, endln:2:31
        |vpiParent:
        \_LogicTypespec: , line:2:20, endln:2:31
        |vpiLeftRange:
        \_Constant: , line:2:27, endln:2:28
          |vpiParent:
          \_Range: , line:2:26, endln:2:31
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:2:29, endln:2:30
          |vpiParent:
          \_Range: , line:2:26, endln:2:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:2:50, endln:2:61
      |vpiParent:
      \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
      |vpiRange:
      \_Range: , line:2:56, endln:2:61
        |vpiParent:
        \_LogicTypespec: , line:2:50, endln:2:61
        |vpiLeftRange:
        \_Constant: , line:2:57, endln:2:58
          |vpiParent:
          \_Range: , line:2:56, endln:2:61
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:2:59, endln:2:60
          |vpiParent:
          \_Range: , line:2:56, endln:2:61
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:2:20, endln:2:31
    |vpiImportTypespec:
    \_LogicVar: (work@dut.aes_rev_order_bit)
    |vpiImportTypespec:
    \_LogicTypespec: , line:2:50, endln:2:61
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_LogicVar: (work@dut.aes_rev_order_bit)
    |vpiIODecl:
    \_IODecl: (in), line:2:62, endln:2:64
      |vpiParent:
      \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
      |vpiDirection:1
      |vpiName:in
      |vpiTypedef:
      \_RefTypespec: (work@dut.aes_rev_order_bit.in), line:2:50, endln:2:61
        |vpiParent:
        \_IODecl: (in), line:2:62, endln:2:64
        |vpiFullName:work@dut.aes_rev_order_bit.in
        |vpiActual:
        \_LogicTypespec: , line:2:50, endln:2:61
    |vpiStmt:
    \_Begin: (work@dut.aes_rev_order_bit)
  |vpiTypedef:
  \_LogicTypespec: , line:10:1, endln:10:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiRange:
    \_Range: , line:10:7, endln:10:12
      |vpiParent:
      \_LogicTypespec: , line:10:1, endln:10:12
      |vpiLeftRange:
      \_Constant: , line:10:8, endln:10:9
        |vpiParent:
        \_Range: , line:10:7, endln:10:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:10, endln:10:11
        |vpiParent:
        \_Range: , line:10:7, endln:10:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:10:1, endln:10:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiRange:
    \_Range: , line:10:7, endln:10:12
      |vpiParent:
      \_LogicTypespec: , line:10:1, endln:10:12
      |vpiLeftRange:
      \_Constant: , line:10:8, endln:10:9
        |vpiParent:
        \_Range: , line:10:7, endln:10:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:10, endln:10:11
        |vpiParent:
        \_Range: , line:10:7, endln:10:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:1, endln:10:12
  |vpiImportTypespec:
  \_LogicVar: (work@dut.ctr_we_o_rev), line:10:19, endln:10:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:1, endln:10:12
  |vpiImportTypespec:
  \_LogicVar: (work@dut.ctr_we_o), line:10:33, endln:10:41
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
  |vpiContAssign:
  \_ContAssign: , line:12:8, endln:12:34
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiRhs:
    \_Constant: , line:12:23, endln:12:34
      |vpiParent:
      \_ContAssign: , line:12:8, endln:12:34
      |vpiDecompile:8'b00001111
      |vpiSize:8
      |BIN:00001111
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@dut.ctr_we_o_rev), line:12:8, endln:12:20
      |vpiParent:
      \_ContAssign: , line:12:8, endln:12:34
      |vpiName:ctr_we_o_rev
      |vpiFullName:work@dut.ctr_we_o_rev
      |vpiActual:
      \_LogicVar: (work@dut.ctr_we_o_rev), line:10:19, endln:10:31
  |vpiContAssign:
  \_ContAssign: , line:14:8, endln:14:50
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/FuncArgDirection/dut.sv, line:1:1, endln:15:10
    |vpiRhs:
    \_FuncCall: (aes_rev_order_bit), line:14:19, endln:14:50
      |vpiParent:
      \_ContAssign: , line:14:8, endln:14:50
      |vpiArgument:
      \_RefObj: (work@dut.ctr_we_o_rev), line:14:37, endln:14:49
        |vpiParent:
        \_FuncCall: (aes_rev_order_bit), line:14:19, endln:14:50
        |vpiName:ctr_we_o_rev
        |vpiFullName:work@dut.ctr_we_o_rev
        |vpiActual:
        \_LogicVar: (work@dut.ctr_we_o_rev), line:10:19, endln:10:31
      |vpiName:aes_rev_order_bit
      |vpiFunction:
      \_Function: (work@dut.aes_rev_order_bit), line:2:1, endln:8:12
    |vpiLhs:
    \_RefObj: (work@dut.ctr_we_o), line:14:8, endln:14:16
      |vpiParent:
      \_ContAssign: , line:14:8, endln:14:50
      |vpiName:ctr_we_o
      |vpiFullName:work@dut.ctr_we_o
      |vpiActual:
      \_LogicVar: (work@dut.ctr_we_o), line:10:33, endln:10:41
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
