

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Feb 19 20:24:30 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  4.888 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      241|     1281|  1.446 us|  7.686 us|  242|  1282|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      240|     1280|  30 ~ 160|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 221
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 161 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 162 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 2 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 161 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 222 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 223 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 236 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 237 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 238 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 239 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.21ns)   --->   "%icmp_ln8 = icmp_eq  i4 %i_1, i4 8" [./source/kp_502_7.cpp:8]   --->   Operation 240 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 241 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 1" [./source/kp_502_7.cpp:8]   --->   Operation 242 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 243 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:10]   --->   Operation 244 'getelementptr' 'A_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 245 [2/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 245 'load' 'A_load' <Predicate = (!icmp_ln8)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 246 'ret' 'ret_ln35' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 247 [1/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 247 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.88>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %A_load" [./source/kp_502_7.cpp:10]   --->   Operation 248 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [8/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 249 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.88>
ST_5 : Operation 250 [7/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 250 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.88>
ST_6 : Operation 251 [6/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 251 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.88>
ST_7 : Operation 252 [5/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 252 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.88>
ST_8 : Operation 253 [4/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 253 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.88>
ST_9 : Operation 254 [3/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 254 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.88>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 255 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [2/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 256 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 257 [2/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 257 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i64 %C, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 258 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 259 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 4.88>
ST_11 : Operation 260 [1/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 260 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 261 [1/8] (4.88ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 261 'dmul' 'mul3' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 262 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 4.88>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %B_load" [./source/kp_502_7.cpp:9]   --->   Operation 263 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [8/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 264 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 265 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [8/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 266 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.88>
ST_13 : Operation 267 [7/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 267 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [7/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 268 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.88>
ST_14 : Operation 269 [6/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 269 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [6/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 270 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.88>
ST_15 : Operation 271 [5/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 271 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [5/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 272 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.88>
ST_16 : Operation 273 [4/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 273 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [4/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 274 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.88>
ST_17 : Operation 275 [3/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 275 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [3/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 276 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.88>
ST_18 : Operation 277 [2/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 277 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [2/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 278 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.88>
ST_19 : Operation 279 [1/8] (4.88ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 279 'dmul' 'mul' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 280 [1/8] (4.88ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 280 'dmul' 'mul6' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.46>
ST_20 : Operation 281 [8/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 281 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.46>
ST_21 : Operation 282 [7/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 282 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.46>
ST_22 : Operation 283 [6/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 283 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.46>
ST_23 : Operation 284 [5/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 284 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.46>
ST_24 : Operation 285 [4/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 285 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.46>
ST_25 : Operation 286 [3/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 286 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.46>
ST_26 : Operation 287 [2/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 287 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.46>
ST_27 : Operation 288 [1/8] (4.46ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 288 'dsub' 'x_assign' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.48>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:13]   --->   Operation 289 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i64 %D, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 290 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (1.75ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_1, i3 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 291 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_1, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 292 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:16]   --->   Operation 293 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (1.52ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 294 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (2.34ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 295 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 296 [1/1] (0.80ns)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [./source/kp_502_7.cpp:16]   --->   Operation 296 'or' 'or_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [2/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 297 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i64 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:32]   --->   Operation 298 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i64 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:33]   --->   Operation 299 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 4.48>
ST_29 : Operation 300 [1/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 300 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.88>
ST_30 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 301 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 302 [1/1] (0.80ns)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [./source/kp_502_7.cpp:16]   --->   Operation 302 'and' 'and_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 303 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 304 [8/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 304 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 305 [1/1] (1.75ns)   --->   "%store_ln18 = store i64 9221120237041090560, i3 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 305 'store' 'store_ln18' <Predicate = (and_ln16)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 306 [1/1] (1.75ns)   --->   "%store_ln19 = store i64 9221120237041090560, i3 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 306 'store' 'store_ln19' <Predicate = (and_ln16)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 307 'br' 'br_ln20' <Predicate = (and_ln16)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 4.88>
ST_31 : Operation 308 [7/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 308 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.88>
ST_32 : Operation 309 [6/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 309 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.88>
ST_33 : Operation 310 [5/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 310 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.88>
ST_34 : Operation 311 [4/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 311 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.88>
ST_35 : Operation 312 [2/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 312 'dcmp' 'tmp_3' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [3/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 313 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.88>
ST_36 : Operation 314 [1/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 314 'dcmp' 'tmp_3' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 315 [2/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 315 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.88>
ST_37 : Operation 316 [1/1] (0.80ns)   --->   "%and_ln21 = and i1 %or_ln16, i1 %tmp_3" [./source/kp_502_7.cpp:21]   --->   Operation 316 'and' 'and_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 317 [1/1] (0.80ns)   --->   "%xor_ln23 = xor i64 %B_load, i64 9223372036854775808" [./source/kp_502_7.cpp:23]   --->   Operation 317 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %xor_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 318 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 319 [1/8] (4.88ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 319 'dmul' 'mul1' <Predicate = true> <Delay = 4.88> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 320 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 321 [57/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 321 'dsqrt' 'temp_D' <Predicate = (!and_ln21)> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.36>
ST_38 : Operation 322 [56/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 322 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.36>
ST_39 : Operation 323 [55/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 323 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.36>
ST_40 : Operation 324 [54/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 324 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.36>
ST_41 : Operation 325 [53/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 325 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.36>
ST_42 : Operation 326 [52/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 326 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.36>
ST_43 : Operation 327 [51/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 327 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.36>
ST_44 : Operation 328 [50/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 328 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.36>
ST_45 : Operation 329 [49/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 329 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.36>
ST_46 : Operation 330 [48/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 330 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.36>
ST_47 : Operation 331 [47/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 331 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.36>
ST_48 : Operation 332 [46/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 332 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.36>
ST_49 : Operation 333 [45/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 333 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.36>
ST_50 : Operation 334 [44/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 334 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 335 [43/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 335 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.36>
ST_52 : Operation 336 [42/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 336 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.36>
ST_53 : Operation 337 [41/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 337 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.36>
ST_54 : Operation 338 [40/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 338 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.36>
ST_55 : Operation 339 [39/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 339 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.36>
ST_56 : Operation 340 [38/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 340 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.36>
ST_57 : Operation 341 [37/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 341 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.36>
ST_58 : Operation 342 [36/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 342 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.36>
ST_59 : Operation 343 [35/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 343 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.36>
ST_60 : Operation 344 [34/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 344 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.36>
ST_61 : Operation 345 [33/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 345 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.36>
ST_62 : Operation 346 [32/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 346 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.36>
ST_63 : Operation 347 [31/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 347 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.36>
ST_64 : Operation 348 [30/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 348 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.36>
ST_65 : Operation 349 [29/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 349 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.36>
ST_66 : Operation 350 [28/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 350 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.36>
ST_67 : Operation 351 [27/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 351 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.36>
ST_68 : Operation 352 [26/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 352 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.36>
ST_69 : Operation 353 [25/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 353 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.36>
ST_70 : Operation 354 [24/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 354 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.36>
ST_71 : Operation 355 [23/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 355 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.36>
ST_72 : Operation 356 [22/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 356 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.36>
ST_73 : Operation 357 [21/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 357 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.36>
ST_74 : Operation 358 [20/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 358 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.36>
ST_75 : Operation 359 [19/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 359 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.36>
ST_76 : Operation 360 [18/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 360 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.36>
ST_77 : Operation 361 [17/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 361 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.36>
ST_78 : Operation 362 [16/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 362 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.36>
ST_79 : Operation 363 [15/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 363 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.36>
ST_80 : Operation 364 [14/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 364 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.36>
ST_81 : Operation 365 [13/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 365 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.36>
ST_82 : Operation 366 [12/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 366 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.36>
ST_83 : Operation 367 [11/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 367 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.36>
ST_84 : Operation 368 [10/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 368 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.36>
ST_85 : Operation 369 [9/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 369 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.36>
ST_86 : Operation 370 [8/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 370 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.36>
ST_87 : Operation 371 [7/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 371 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.36>
ST_88 : Operation 372 [6/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 372 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.36>
ST_89 : Operation 373 [5/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 373 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.36>
ST_90 : Operation 374 [4/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 374 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.36>
ST_91 : Operation 375 [3/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 375 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.36>
ST_92 : Operation 376 [2/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 376 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.36>
ST_93 : Operation 377 [1/57] (4.36ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 377 'dsqrt' 'temp_D' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.46>
ST_94 : Operation 378 [8/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 378 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 379 [8/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 379 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.46>
ST_95 : Operation 380 [7/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 380 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 381 [7/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 381 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.46>
ST_96 : Operation 382 [6/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 382 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 383 [6/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 383 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.46>
ST_97 : Operation 384 [5/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 384 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 385 [5/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 385 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.46>
ST_98 : Operation 386 [4/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 386 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 387 [4/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 387 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.46>
ST_99 : Operation 388 [3/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 388 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 389 [3/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 389 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.46>
ST_100 : Operation 390 [2/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 390 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 391 [2/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 391 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.46>
ST_101 : Operation 392 [1/8] (4.46ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 392 'dsub' 'sub' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 393 [1/8] (4.46ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 393 'dsub' 'add' <Predicate = true> <Delay = 4.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.96>
ST_102 : Operation 394 [59/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 394 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 395 [59/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 395 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.96>
ST_103 : Operation 396 [58/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 396 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 397 [58/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 397 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.96>
ST_104 : Operation 398 [57/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 398 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 399 [57/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 399 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.96>
ST_105 : Operation 400 [56/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 400 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 401 [56/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 401 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.96>
ST_106 : Operation 402 [55/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 402 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 403 [55/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 403 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.96>
ST_107 : Operation 404 [54/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 404 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 405 [54/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 405 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.96>
ST_108 : Operation 406 [53/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 406 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 407 [53/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 407 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.96>
ST_109 : Operation 408 [52/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 408 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 409 [52/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 409 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.96>
ST_110 : Operation 410 [51/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 410 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 411 [51/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 411 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.96>
ST_111 : Operation 412 [50/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 412 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 413 [50/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 413 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.96>
ST_112 : Operation 414 [49/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 414 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 415 [49/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 415 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.96>
ST_113 : Operation 416 [48/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 416 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 417 [48/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 417 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.96>
ST_114 : Operation 418 [47/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 418 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 419 [47/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 419 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.96>
ST_115 : Operation 420 [46/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 420 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 421 [46/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 421 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.96>
ST_116 : Operation 422 [45/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 422 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 423 [45/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 423 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.96>
ST_117 : Operation 424 [44/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 424 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 425 [44/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 425 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.96>
ST_118 : Operation 426 [43/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 426 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 427 [43/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 427 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.96>
ST_119 : Operation 428 [42/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 428 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 429 [42/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 429 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.96>
ST_120 : Operation 430 [41/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 430 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 431 [41/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 431 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.96>
ST_121 : Operation 432 [40/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 432 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 433 [40/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 433 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.96>
ST_122 : Operation 434 [39/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 434 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 435 [39/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 435 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.96>
ST_123 : Operation 436 [38/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 436 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 437 [38/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 437 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.96>
ST_124 : Operation 438 [37/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 438 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 439 [37/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 439 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.96>
ST_125 : Operation 440 [36/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 440 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 441 [36/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 441 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.96>
ST_126 : Operation 442 [35/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 442 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 443 [35/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 443 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.96>
ST_127 : Operation 444 [34/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 444 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 445 [34/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 445 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.96>
ST_128 : Operation 446 [33/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 446 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 447 [33/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 447 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.96>
ST_129 : Operation 448 [32/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 448 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 449 [32/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 449 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.96>
ST_130 : Operation 450 [31/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 450 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 451 [31/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 451 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.96>
ST_131 : Operation 452 [30/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 452 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 453 [30/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 453 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.96>
ST_132 : Operation 454 [29/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 454 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 455 [29/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 455 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.96>
ST_133 : Operation 456 [28/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 456 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 457 [28/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 457 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.96>
ST_134 : Operation 458 [27/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 458 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 459 [27/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 459 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.96>
ST_135 : Operation 460 [26/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 460 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 461 [26/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 461 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.96>
ST_136 : Operation 462 [25/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 462 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 463 [25/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 463 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 3.96>
ST_137 : Operation 464 [24/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 464 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 465 [24/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 465 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.96>
ST_138 : Operation 466 [23/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 466 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 467 [23/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 467 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.96>
ST_139 : Operation 468 [22/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 468 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 469 [22/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 469 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.96>
ST_140 : Operation 470 [21/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 470 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 471 [21/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 471 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.96>
ST_141 : Operation 472 [20/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 472 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 473 [20/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 473 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.96>
ST_142 : Operation 474 [19/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 474 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 475 [19/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 475 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 3.96>
ST_143 : Operation 476 [18/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 476 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 477 [18/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 477 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.96>
ST_144 : Operation 478 [17/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 478 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 479 [17/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 479 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.96>
ST_145 : Operation 480 [16/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 480 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 481 [16/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 481 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.96>
ST_146 : Operation 482 [15/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 482 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 483 [15/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 483 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 3.96>
ST_147 : Operation 484 [14/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 484 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 485 [14/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 485 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.96>
ST_148 : Operation 486 [13/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 486 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 487 [13/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 487 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.96>
ST_149 : Operation 488 [12/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 488 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 489 [12/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 489 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 3.96>
ST_150 : Operation 490 [11/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 490 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 491 [11/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 491 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.96>
ST_151 : Operation 492 [10/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 492 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 493 [10/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 493 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.96>
ST_152 : Operation 494 [9/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 494 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 495 [9/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 495 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.96>
ST_153 : Operation 496 [8/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 496 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 497 [8/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 497 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.96>
ST_154 : Operation 498 [7/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 498 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 499 [7/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 499 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.96>
ST_155 : Operation 500 [6/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 500 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 501 [6/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 501 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.96>
ST_156 : Operation 502 [5/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 502 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 503 [5/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 503 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.96>
ST_157 : Operation 504 [4/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 504 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 505 [4/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 505 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.96>
ST_158 : Operation 506 [3/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 506 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 507 [3/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 507 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.96>
ST_159 : Operation 508 [2/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 508 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 509 [2/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 509 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.96>
ST_160 : Operation 510 [1/59] (3.96ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 510 'ddiv' 'div1' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 511 [1/59] (3.96ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 511 'ddiv' 'div2' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 1.75>
ST_161 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %div1" [./source/kp_502_7.cpp:32]   --->   Operation 512 'bitcast' 'bitcast_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_161 : Operation 513 [1/1] (1.75ns)   --->   "%store_ln32 = store i64 %bitcast_ln32, i3 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 513 'store' 'store_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_161 : Operation 514 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div2" [./source/kp_502_7.cpp:33]   --->   Operation 514 'bitcast' 'bitcast_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_161 : Operation 515 [1/1] (1.75ns)   --->   "%store_ln33 = store i64 %bitcast_ln33, i3 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 515 'store' 'store_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_161 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 516 'br' 'br_ln34' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_161 : Operation 517 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 517 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_161 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 518 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 162 <SV = 37> <Delay = 3.96>
ST_162 : Operation 519 [59/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 519 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 38> <Delay = 3.96>
ST_163 : Operation 520 [58/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 520 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 39> <Delay = 3.96>
ST_164 : Operation 521 [57/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 521 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 40> <Delay = 3.96>
ST_165 : Operation 522 [56/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 522 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 41> <Delay = 3.96>
ST_166 : Operation 523 [55/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 523 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 42> <Delay = 3.96>
ST_167 : Operation 524 [54/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 524 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 43> <Delay = 3.96>
ST_168 : Operation 525 [53/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 525 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 44> <Delay = 3.96>
ST_169 : Operation 526 [52/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 526 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 45> <Delay = 3.96>
ST_170 : Operation 527 [51/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 527 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 46> <Delay = 3.96>
ST_171 : Operation 528 [50/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 528 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 47> <Delay = 3.96>
ST_172 : Operation 529 [49/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 529 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 48> <Delay = 3.96>
ST_173 : Operation 530 [48/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 530 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 49> <Delay = 3.96>
ST_174 : Operation 531 [47/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 531 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 50> <Delay = 3.96>
ST_175 : Operation 532 [46/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 532 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 51> <Delay = 3.96>
ST_176 : Operation 533 [45/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 533 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 52> <Delay = 3.96>
ST_177 : Operation 534 [44/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 534 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 53> <Delay = 3.96>
ST_178 : Operation 535 [43/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 535 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 54> <Delay = 3.96>
ST_179 : Operation 536 [42/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 536 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 55> <Delay = 3.96>
ST_180 : Operation 537 [41/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 537 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 56> <Delay = 3.96>
ST_181 : Operation 538 [40/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 538 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 57> <Delay = 3.96>
ST_182 : Operation 539 [39/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 539 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 58> <Delay = 3.96>
ST_183 : Operation 540 [38/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 540 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 59> <Delay = 3.96>
ST_184 : Operation 541 [37/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 541 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 60> <Delay = 3.96>
ST_185 : Operation 542 [36/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 542 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 61> <Delay = 3.96>
ST_186 : Operation 543 [35/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 543 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 62> <Delay = 3.96>
ST_187 : Operation 544 [34/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 544 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 63> <Delay = 3.96>
ST_188 : Operation 545 [33/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 545 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 64> <Delay = 3.96>
ST_189 : Operation 546 [32/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 546 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 65> <Delay = 3.96>
ST_190 : Operation 547 [31/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 547 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 66> <Delay = 3.96>
ST_191 : Operation 548 [30/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 548 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 67> <Delay = 3.96>
ST_192 : Operation 549 [29/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 549 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 68> <Delay = 3.96>
ST_193 : Operation 550 [28/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 550 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 69> <Delay = 3.96>
ST_194 : Operation 551 [27/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 551 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 70> <Delay = 3.96>
ST_195 : Operation 552 [26/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 552 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 71> <Delay = 3.96>
ST_196 : Operation 553 [25/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 553 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 72> <Delay = 3.96>
ST_197 : Operation 554 [24/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 554 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 73> <Delay = 3.96>
ST_198 : Operation 555 [23/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 555 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 74> <Delay = 3.96>
ST_199 : Operation 556 [22/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 556 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 75> <Delay = 3.96>
ST_200 : Operation 557 [21/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 557 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 76> <Delay = 3.96>
ST_201 : Operation 558 [20/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 558 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 77> <Delay = 3.96>
ST_202 : Operation 559 [19/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 559 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 78> <Delay = 3.96>
ST_203 : Operation 560 [18/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 560 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 79> <Delay = 3.96>
ST_204 : Operation 561 [17/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 561 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 80> <Delay = 3.96>
ST_205 : Operation 562 [16/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 562 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 81> <Delay = 3.96>
ST_206 : Operation 563 [15/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 563 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 82> <Delay = 3.96>
ST_207 : Operation 564 [14/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 564 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 83> <Delay = 3.96>
ST_208 : Operation 565 [13/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 565 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 84> <Delay = 3.96>
ST_209 : Operation 566 [12/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 566 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 85> <Delay = 3.96>
ST_210 : Operation 567 [11/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 567 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 86> <Delay = 3.96>
ST_211 : Operation 568 [10/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 568 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 87> <Delay = 3.96>
ST_212 : Operation 569 [9/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 569 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 88> <Delay = 3.96>
ST_213 : Operation 570 [8/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 570 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 89> <Delay = 3.96>
ST_214 : Operation 571 [7/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 571 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 90> <Delay = 3.96>
ST_215 : Operation 572 [6/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 572 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 91> <Delay = 3.96>
ST_216 : Operation 573 [5/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 573 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 92> <Delay = 3.96>
ST_217 : Operation 574 [4/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 574 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 93> <Delay = 3.96>
ST_218 : Operation 575 [3/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 575 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 94> <Delay = 3.96>
ST_219 : Operation 576 [2/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 576 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 95> <Delay = 3.96>
ST_220 : Operation 577 [1/59] (3.96ns)   --->   "%div = ddiv i64 %bitcast_ln23_1, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 577 'ddiv' 'div' <Predicate = true> <Delay = 3.96> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 96> <Delay = 1.75>
ST_221 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %div" [./source/kp_502_7.cpp:23]   --->   Operation 578 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 579 [1/1] (1.75ns)   --->   "%store_ln23 = store i64 %bitcast_ln23, i3 %X1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 579 'store' 'store_ln23' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_221 : Operation 580 [1/1] (1.75ns)   --->   "%store_ln24 = store i64 %bitcast_ln23, i3 %X2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 580 'store' 'store_ln24' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_221 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 581 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln8            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8          (zext             ) [ 000111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln8          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8           (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln8            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln35          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load            (load             ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_A            (bitcast          ) [ 000001111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr            (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_load            (load             ) [ 000000000000111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3              (dmul             ) [ 000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_load            (load             ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B            (bitcast          ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13      (bitcast          ) [ 000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul               (dmul             ) [ 000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul6              (dmul             ) [ 000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign          (dsub             ) [ 000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_1    (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
D_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln16        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16_1       (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln16           (or               ) [ 000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr           (getelementptr    ) [ 000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
X2_addr           (getelementptr    ) [ 000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_1             (dcmp             ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln8  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln16          (and              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (dcmp             ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln21          (and              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln23          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_1    (bitcast          ) [ 000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110]
mul1              (dmul             ) [ 000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111111111111111111111111111111111111111111111111111111110]
br_ln21           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_D            (dsqrt            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub               (dsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
add               (dsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
div1              (ddiv             ) [ 001111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111]
div2              (ddiv             ) [ 001111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111]
bitcast_ln32      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln33      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln34           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div               (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln23      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="A_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="B_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="8"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/10 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="C_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="8"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="D_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="26"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/28 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln13_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/28 "/>
</bind>
</comp>

<comp id="124" class="1004" name="X1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="26"/>
<pin id="128" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr/28 "/>
</bind>
</comp>

<comp id="131" class="1004" name="X2_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="26"/>
<pin id="135" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr/28 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="2"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/30 store_ln32/161 store_ln23/221 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="2"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/30 store_ln33/161 store_ln24/221 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="x_assign/20 sub/94 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="0" index="1" bw="64" slack="82"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="add/94 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/4 mul/12 mul1/30 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul6/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div1/102 div/162 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="65"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div2/102 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/28 tmp_3/35 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="10"/>
<pin id="184" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="temp_D/37 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul mul1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign sub "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln8_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln8_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="159"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="temp_A_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_A/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="temp_B_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_B/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bitcast_ln13_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln13_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/28 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln16_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/28 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/28 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln16_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="52" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/28 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln16_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/28 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln16_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="2"/>
<pin id="278" dir="0" index="1" bw="1" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="131"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/30 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln21_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="9"/>
<pin id="282" dir="0" index="1" bw="1" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="124"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/37 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln23_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="26"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/37 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln23_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/37 "/>
</bind>
</comp>

<comp id="293" class="1004" name="bitcast_ln32_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/161 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bitcast_ln33_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/161 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln8_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="159"/>
<pin id="303" dir="0" index="1" bw="4" slack="160"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/161 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln23_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/221 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="zext_ln8_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="8"/>
<pin id="319" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="add_ln8_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="159"/>
<pin id="331" dir="1" index="1" bw="4" slack="159"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="334" class="1005" name="A_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="1"/>
<pin id="336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="A_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="temp_A_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_A "/>
</bind>
</comp>

<comp id="349" class="1005" name="B_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="C_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="1"/>
<pin id="356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="B_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="365" class="1005" name="C_load_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="370" class="1005" name="temp_B_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_B "/>
</bind>
</comp>

<comp id="377" class="1005" name="bitcast_ln13_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13 "/>
</bind>
</comp>

<comp id="382" class="1005" name="mul6_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="387" class="1005" name="or_ln16_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln16 "/>
</bind>
</comp>

<comp id="393" class="1005" name="X1_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="2"/>
<pin id="395" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="X1_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="X2_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="2"/>
<pin id="400" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="X2_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="and_ln16_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="131"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln16 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_3_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="and_ln21_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="124"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln21 "/>
</bind>
</comp>

<comp id="421" class="1005" name="bitcast_ln23_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="temp_D_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_D "/>
</bind>
</comp>

<comp id="433" class="1005" name="add_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="438" class="1005" name="div1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="div2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="div_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="158" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="197"><net_src comp="150" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="218"><net_src comp="206" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="242"><net_src comp="194" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="239" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="244" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="254" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="313"><net_src comp="68" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="320"><net_src comp="209" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="332"><net_src comp="220" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="337"><net_src comp="72" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="342"><net_src comp="79" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="347"><net_src comp="226" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="352"><net_src comp="85" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="357"><net_src comp="98" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="362"><net_src comp="92" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="368"><net_src comp="105" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="373"><net_src comp="230" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="380"><net_src comp="235" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="385"><net_src comp="163" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="390"><net_src comp="270" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="396"><net_src comp="124" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="401"><net_src comp="131" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="406"><net_src comp="176" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="411"><net_src comp="276" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="176" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="420"><net_src comp="280" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="289" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="430"><net_src comp="181" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="436"><net_src comp="154" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="441"><net_src comp="168" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="446"><net_src comp="172" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="451"><net_src comp="168" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="305" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1 | {30 161 221 }
	Port: X2 | {30 161 221 }
	Port: D | {28 }
 - Input state : 
	Port: kp_502_7 : A | {2 3 }
	Port: kp_502_7 : B | {10 11 }
	Port: kp_502_7 : C | {10 11 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		A_addr : 2
		A_load : 3
	State 3
	State 4
		mul3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		B_load : 1
		C_load : 1
	State 11
	State 12
		mul : 1
		mul6 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		store_ln13 : 1
		tmp : 1
		trunc_ln16 : 1
		icmp_ln16 : 2
		icmp_ln16_1 : 2
		or_ln16 : 3
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
		store_ln32 : 1
		store_ln33 : 1
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
		store_ln23 : 1
		store_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_150     |    3    |   685   |   716   |
|          |     grp_fu_154     |    3    |   685   |   716   |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_158     |    11   |   397   |   238   |
|          |     grp_fu_163     |    11   |   397   |   238   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln23_fu_284  |    0    |    0    |    64   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_214  |    0    |    0    |    9    |
|   icmp   |  icmp_ln16_fu_258  |    0    |    0    |    11   |
|          | icmp_ln16_1_fu_264 |    0    |    0    |    24   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln8_fu_220   |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln16_fu_276  |    0    |    0    |    2    |
|          |   and_ln21_fu_280  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln16_fu_270   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   ddiv   |     grp_fu_168     |    0    |    0    |    0    |
|          |     grp_fu_172     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_176     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   dsqrt  |     grp_fu_181     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |   zext_ln8_fu_209  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_244     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln16_fu_254 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    28   |   2164  |   2035  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_334    |    3   |
|    A_load_reg_339    |   64   |
|    B_addr_reg_349    |    3   |
|    B_load_reg_359    |   64   |
|    C_addr_reg_354    |    3   |
|    C_load_reg_365    |   64   |
|    X1_addr_reg_393   |    3   |
|    X2_addr_reg_398   |    3   |
|    add_ln8_reg_329   |    4   |
|      add_reg_433     |   64   |
|   and_ln16_reg_408   |    1   |
|   and_ln21_reg_417   |    1   |
| bitcast_ln13_reg_377 |   64   |
|bitcast_ln23_1_reg_421|   64   |
|     div1_reg_438     |   64   |
|     div2_reg_443     |   64   |
|      div_reg_448     |   64   |
|       i_reg_310      |    4   |
|     mul6_reg_382     |   64   |
|    or_ln16_reg_387   |    1   |
|        reg_186       |   64   |
|        reg_194       |   64   |
|    temp_A_reg_344    |   64   |
|    temp_B_reg_370    |   64   |
|    temp_D_reg_427    |   64   |
|     tmp_1_reg_403    |    1   |
|     tmp_3_reg_412    |    1   |
|   zext_ln8_reg_317   |   64   |
+----------------------+--------+
|         Total        |  1052  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_138 |  p1  |   3  |  64  |   192  ||    13   |
| grp_access_fu_144 |  p1  |   3  |  64  |   192  ||    13   |
|     grp_fu_150    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_150    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_158    |  p0  |   4  |  64  |   256  ||    17   |
|     grp_fu_158    |  p1  |   4  |  64  |   256  ||    13   |
|     grp_fu_163    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_168    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1426  || 14.7153 ||   119   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  2164  |  2035  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   119  |
|  Register |    -   |    -   |  1052  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   14   |  3216  |  2154  |
+-----------+--------+--------+--------+--------+
