var group__dma__defines =
[
    [ "DMA Interrupt Flag Offsets within channel flag group.", "group__dma__if__offset.html", null ],
    [ "DMA Channel Priority Levels", "group__dma__ch__pri.html", null ],
    [ "DMA Channel Memory Word Width", "group__dma__ch__memwidth.html", null ],
    [ "DMA Channel Peripheral Word Width", "group__dma__ch__perwidth.html", null ],
    [ "DMA Channel Number", "group__dma__ch.html", null ],
    [ "DMA Stream Number", "group__dma__st__number.html", null ],
    [ "DMA Stream Data transfer direction", "group__dma__st__dir.html", null ],
    [ "DMA Stream Peripheral Word Width", "group__dma__st__perwidth.html", null ],
    [ "DMA Stream Memory Word Width", "group__dma__st__memwidth.html", null ],
    [ "DMA Stream Priority Levels", "group__dma__st__pri.html", null ],
    [ "DMA Peripheral Burst Length", "group__dma__pburst.html", null ],
    [ "DMA Memory Burst Length", "group__dma__mburst.html", null ],
    [ "DMA Channel Select", "group__dma__ch__sel.html", null ],
    [ "FIFO Threshold selection", "group__dma__fifo__thresh.html", null ],
    [ "FIFO Status", "group__dma__fifo__status.html", null ],
    [ "dma_channel_reset", "group__dma__defines.html#ga3b2bc730997955bfc6db23139525827c", null ],
    [ "dma_channel_select", "group__dma__defines.html#ga80b497897ab64ea7a455325c5c6beb88", null ],
    [ "dma_disable_channel", "group__dma__defines.html#gac5b68ba004c7aed8fc3101fed5f5acd1", null ],
    [ "dma_disable_direct_mode_error_interrupt", "group__dma__defines.html#gae5bd785334f757a0deb94fd32b911161", null ],
    [ "dma_disable_double_buffer_mode", "group__dma__defines.html#ga20fd2fb68c8f1c6d440d15af5264ad23", null ],
    [ "dma_disable_fifo_error_interrupt", "group__dma__defines.html#ga4e491aaddefe1915784b77dd03caf917", null ],
    [ "dma_disable_stream", "group__dma__defines.html#ga83feda3eee5b4c928e179814edf00dcc", null ],
    [ "dma_enable_channel", "group__dma__defines.html#ga48e3c1011542fdfad681aa7e554608f5", null ],
    [ "dma_enable_direct_mode", "group__dma__defines.html#ga3b562e1845f3a6b5436a5fa78a4954f1", null ],
    [ "dma_enable_direct_mode_error_interrupt", "group__dma__defines.html#ga9ed60ff3a7753a7e97db7d6cdc7d4590", null ],
    [ "dma_enable_double_buffer_mode", "group__dma__defines.html#ga6096867a4cc26c84528a1436aecaa52f", null ],
    [ "dma_enable_fifo_error_interrupt", "group__dma__defines.html#ga8f4431b94cee03c98cf69d6bb9d37273", null ],
    [ "dma_enable_fifo_mode", "group__dma__defines.html#ga2048378199ef568404905348c2a88914", null ],
    [ "dma_enable_fixed_peripheral_increment_mode", "group__dma__defines.html#gadbb1a2fafa41e32d76f41d22966e2ddf", null ],
    [ "dma_enable_mem2mem_mode", "group__dma__defines.html#ga617eb5cd853d37e116247915aee301be", null ],
    [ "dma_enable_stream", "group__dma__defines.html#gadbba52dabdfddc96f6cf2f99eb79ed0e", null ],
    [ "dma_fifo_status", "group__dma__defines.html#ga1b38dbfcd08570b6c1c76430560e5734", null ],
    [ "dma_get_target", "group__dma__defines.html#ga508471ce9dcc24efad93fa2e3f94b748", null ],
    [ "dma_set_dma_flow_control", "group__dma__defines.html#gab801cfdb74f87c90af2435b47b1b5806", null ],
    [ "dma_set_fifo_threshold", "group__dma__defines.html#ga78dd3ae2d812110282aa6e6878151142", null ],
    [ "dma_set_initial_target", "group__dma__defines.html#ga3e9058b9a31d7bdc7faf25f21b4cd161", null ],
    [ "dma_set_memory_address_1", "group__dma__defines.html#ga28e354c039983c7b470cf478ca28802f", null ],
    [ "dma_set_memory_burst", "group__dma__defines.html#gaa56a7d0e9f3080ee118c89b9c698f619", null ],
    [ "dma_set_peripheral_burst", "group__dma__defines.html#ga0840be17a0164d92a952e7e5bbe9f0ea", null ],
    [ "dma_set_peripheral_flow_control", "group__dma__defines.html#gacb22b2d0c008d166d4eff61cb0ad41cf", null ],
    [ "dma_set_read_from_memory", "group__dma__defines.html#gaa70ac5daa668c30783552ea0e531d9df", null ],
    [ "dma_set_read_from_peripheral", "group__dma__defines.html#ga1816ec1c02bc4731f7e0ce175c6ba272", null ],
    [ "dma_set_transfer_mode", "group__dma__defines.html#ga0ea6a19503965c32eaaa85c7bd1afafc", null ],
    [ "dma_stream_reset", "group__dma__defines.html#ga42ed4c62751a40c00056541e65fb392d", null ]
];