{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636650360390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636650360391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 19:06:00 2021 " "Processing started: Thu Nov 11 19:06:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636650360391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636650360391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EU -c EU " "Command: quartus_map --read_settings_files=on --write_settings_files=off EU -c EU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636650360391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636650361124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636650361124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EU " "Found entity 1: EU" {  } { { "EU.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/EU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636650370128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EU " "Elaborating entity \"EU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636650370193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eublockdiagram.bdf 1 1 " "Using design file eublockdiagram.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EUBlockDiagram " "Found entity 1: EUBlockDiagram" {  } { { "eublockdiagram.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/eublockdiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EUBlockDiagram EUBlockDiagram:inst " "Elaborating entity \"EUBlockDiagram\" for hierarchy \"EUBlockDiagram:inst\"" {  } { { "EU.bdf" "inst" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/EU.bdf" { { 200 512 720 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EUBlockDiagram:inst\|ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\"" {  } { { "eublockdiagram.bdf" "inst2" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/eublockdiagram.bdf" { { 568 360 456 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { { 352 456 544 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { { 352 456 544 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2 " "Instantiated megafunction \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636650370266 ""}  } { { "alu.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { { 352 456 544 464 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636650370266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\|lpm_mux:\$00000 EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "alu.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { { 352 456 544 464 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/Lenovo/OneDrive/Desktop/ALU/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636650370359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder EUBlockDiagram:inst\|ALU:inst2\|adder:inst5 " "Elaborating entity \"adder\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\|adder:inst5\"" {  } { { "alu.bdf" "inst5" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { { -56 344 440 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder EUBlockDiagram:inst\|ALU:inst2\|adder:inst5\|fulladder:inst2 " "Elaborating entity \"fulladder\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\|adder:inst5\|fulladder:inst2\"" {  } { { "adder.bdf" "inst2" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/adder.bdf" { { 184 344 440 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitwiseand.bdf 1 1 " "Using design file fourbitwiseand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitwiseAnd " "Found entity 1: fourbitwiseAnd" {  } { { "fourbitwiseand.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/fourbitwiseand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitwiseAnd EUBlockDiagram:inst\|ALU:inst2\|fourbitwiseAnd:inst4 " "Elaborating entity \"fourbitwiseAnd\" for hierarchy \"EUBlockDiagram:inst\|ALU:inst2\|fourbitwiseAnd:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/alu.bdf" { { -80 136 232 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodingcircuit.bdf 1 1 " "Using design file decodingcircuit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DecodingCircuit " "Found entity 1: DecodingCircuit" {  } { { "decodingcircuit.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/decodingcircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodingCircuit EUBlockDiagram:inst\|DecodingCircuit:inst " "Elaborating entity \"DecodingCircuit\" for hierarchy \"EUBlockDiagram:inst\|DecodingCircuit:inst\"" {  } { { "eublockdiagram.bdf" "inst" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/eublockdiagram.bdf" { { 344 144 296 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "destination.bdf 1 1 " "Using design file destination.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 destination " "Found entity 1: destination" {  } { { "destination.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/destination.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "destination EUBlockDiagram:inst\|DecodingCircuit:inst\|destination:inst2 " "Elaborating entity \"destination\" for hierarchy \"EUBlockDiagram:inst\|DecodingCircuit:inst\|destination:inst2\"" {  } { { "decodingcircuit.bdf" "inst2" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/decodingcircuit.bdf" { { 48 368 464 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "source.bdf 1 1 " "Using design file source.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 source " "Found entity 1: source" {  } { { "source.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/source.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source EUBlockDiagram:inst\|DecodingCircuit:inst\|source:inst " "Elaborating entity \"source\" for hierarchy \"EUBlockDiagram:inst\|DecodingCircuit:inst\|source:inst\"" {  } { { "decodingcircuit.bdf" "inst" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/decodingcircuit.bdf" { { 184 368 520 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourxonemux.bdf 1 1 " "Using design file fourxonemux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourXOneMux " "Found entity 1: fourXOneMux" {  } { { "fourxonemux.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/fourxonemux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourXOneMux EUBlockDiagram:inst\|DecodingCircuit:inst\|source:inst\|fourXOneMux:inst " "Elaborating entity \"fourXOneMux\" for hierarchy \"EUBlockDiagram:inst\|DecodingCircuit:inst\|source:inst\|fourXOneMux:inst\"" {  } { { "source.bdf" "inst" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/source.bdf" { { 208 664 792 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitreg.bdf 1 1 " "Using design file fourbitreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitReg " "Found entity 1: fourBitReg" {  } { { "fourbitreg.bdf" "" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/fourbitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636650370545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636650370545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitReg EUBlockDiagram:inst\|fourBitReg:Areg " "Elaborating entity \"fourBitReg\" for hierarchy \"EUBlockDiagram:inst\|fourBitReg:Areg\"" {  } { { "eublockdiagram.bdf" "Areg" { Schematic "C:/Users/Lenovo/OneDrive/Desktop/ALU/eublockdiagram.bdf" { { 24 888 1024 152 "Areg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650370545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636650371181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636650371492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636650371492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636650371534 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636650371534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636650371534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636650371534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636650371550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 19:06:11 2021 " "Processing ended: Thu Nov 11 19:06:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636650371550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636650371550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636650371550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636650371550 ""}
