<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - the RESET</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">the RESET</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=7573">http://forums.nesdev.com/viewtopic.php?f=3&amp;t=7573</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Fri Mar 18, 2011 5:01 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />After setting the CPU and PPU to something "default" or described in the wiki, I set my emulator to run the CPU for the RESET call. The first thing that runs is the RESET:
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">- set I_FLAG to 1;<br />- fetching two dummy bytes &#40;2 cycles&#41;;<br />- decrement S three times, but nothing is written to the stack &#40;3 cycles&#41;;<br />- fetch low byte of PC &#40;1 cycle&#41;;<br />- fetch high byte of PC &#40;1 cycle&#41;.<br /><br />TOTAL: 7 cycles.</div>
<br />
<br />I wonder if there's an error, since my emu "fails" by 1 cycle in the APU reset timing (test suite 2005) and recently the SPR DMA and DMC DMA test.
<br />
<br />Is this correct?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Fri Mar 18, 2011 5:33 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="codetitle"><b>Code:</b></div><div class="codecontent">- decrement S three times, but nothing is written to the stack &#40;3 cycles&#41;;<br /></div>
<br />
<br />This actually *does* cause memory cycles to occur, so you need to account for three READ cycles [the stack writes occur but the write signal is not asserted].
<br />
<br />Reference: <!-- m --><a class="postlink" href="http://www.pagetable.com/?p=410">http://www.pagetable.com/?p=410</a><!-- m --> [about half-way down the section titled RESET is *very* descriptive].

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Fri Mar 18, 2011 6:55 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">cpow wrote:</div><div class="quotecontent">This actually *does* cause memory cycles to occur, so you need to account for three READ cycles [the stack writes occur but the write signal is not asserted].<br /><br />Reference: <!-- m --><a class="postlink" href="http://www.pagetable.com/?p=410">http://www.pagetable.com/?p=410</a><!-- m --> [about half-way down the section titled RESET is *very* descriptive].</div>
<br />
<br />Such dummy reads aren't <strong>really</strong> required for emulation, like <a href="http://nesdev.com/bbs/viewtopic.php?t=3966&amp;highlight=dummy+reads" class="postlink">those other cases</a>. I just clock the PPU in each cycle, anyway.
<br />
<br />If the RESET isn't time-critical, why is this making difference for the <em>reset_timing.nes</em> APU test? <img src="./images/smilies/icon_wink.gif" alt=";)" title="Wink" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Fri Mar 18, 2011 7:02 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Zepper wrote:</div><div class="quotecontent">Such dummy reads aren't <strong>really</strong> required for emulation, like <a href="http://nesdev.com/bbs/viewtopic.php?t=3966&amp;highlight=dummy+reads" class="postlink">those other cases</a>. I just clock the PPU in each cycle, anyway.<br /><br />If the RESET isn't time-critical, why is this making difference for the <em>reset_timing.nes</em> APU test? <img src="./images/smilies/icon_wink.gif" alt=";)" title="Wink" /></div>
<br />
<br />I guess I wasn't clear...since a CPU cycle occurs, an APU cycle also occurs.  From that perspective, it is time-critical, or you will fail the test as you are so doing.  Thanks, though, you pointed out an omission in my emulator; I was not emulating the first two instruction fetch cycles of the RESET.
<br />
<br />It is very much like the other cases, don't be dismissive.  The memory cycle *does* occur, the CPU does a READ instead of a WRITE when going through the BRK/IRQ/NMI/RESET cycles.  The evidence for what I am saying is all in the page I referenced.
<br />
<br />Did you read the page I referenced, or just hurry back with a reply to force me to say RTFM?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Fri Mar 18, 2011 7:10 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">cpow wrote:</div><div class="quotecontent">I guess I wasn't clear...since a CPU cycle occurs, an APU cycle also occurs.</div>
<br />
<br />Heh, <strong>I</strong> wasn't clear. The APU is clocked right before clocking the PPU in my emulator; so, when I said about "clocking the PPU", I forgot to say such detail, sorry. In other words, yes, the APU is being clocked.
<br />
<br />Yup, of course I read that page. <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" />
<br />
<br />Well, regarding the dummy read, I'm giving an example: STA $4000,X (X=15) will do a dummy read at $4015. Now, for a stack read, it wouldn't imply any kind of change, *as far as I know*, of course. <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Fri Mar 18, 2011 7:28 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Zepper wrote:</div><div class="quotecontent">Well, regarding the dummy read, I'm giving an example: STA $4000,X (X=15) will do a dummy read at $4015. Now, for a stack read, it wouldn't imply any kind of change, *as far as I know*, of course. <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" /></div>
<br />
<br />You mean $4000?
<br />
<br />But, is the CPU also being clocked along with the APU?  What CPU cycle after reset do you do the fetch of the first executed opcode?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Fri Mar 18, 2011 7:52 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">cpow wrote:</div><div class="quotecontent">You mean $4000?</div><br /><br /><a href="http://nesdev.com/bbs/viewtopic.php?p=58488#58488" class="postlink">Nope.</a> It's a dummy read at $4015.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">But, is the CPU also being clocked along with the APU?</div><br /><br />Every read or write means a CPU clock. Personally, I don't use any kind of cycle counter for the CPU; only for APU and PPU. So, the quick answer is yes.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"> What CPU cycle after reset do you do the fetch the first executed opcode?</div>
<br />
<br />The first one, right after fetching the high byte of PC.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Fri Mar 18, 2011 8:10 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><div class="quotetitle">cpow wrote:</div><div class="quotecontent">You mean $4000?</div><br /><br /><a href="http://nesdev.com/bbs/viewtopic.php?p=58488#58488" class="postlink">Nope.</a> It's a dummy read at $4015.</div><br /><br />Right, my mistake, I was thinking of the high-byte update which doesn't happen until the next cycle but is irrelevant in this case because there is no high-byte update required.<br /><br /><div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><div class="quotetitle">cpow wrote:</div><div class="quotecontent"> What CPU cycle after reset do you do the fetch the first executed opcode?</div><br /><br />The first one, right after fetching the high byte of PC.</div>
<br />
<br />Be more specific...note how in the page I referenced the fetch of the first instruction is on CPU cycle 8.  If I vary this by a cycle or two my results on the test ROM in question vary by an equivalent number of cycles.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Fri Mar 18, 2011 8:42 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">cpow wrote:</div><div class="quotecontent">Be more specific...note how in the page I referenced the fetch of the first instruction is on CPU cycle 8.  If I vary this by a cycle or two my results on the test ROM in question vary by an equivalent number of cycles.</div>
<br />
<br />I already did a pseudo diagram of my RESET; the first instruction fetch occurs at cycle #8, where #0~7 is RESET.
<br />
<br /><strong>EDIT:</strong> wait a minute. Looks like you're right, I'm doing 0~6 cycles, not 0~7, but I'm quite confused about the first 3 cycles. Does this match the NES CPU?
<br />
<br /><strong>EDIT 2:</strong> my final word. Unless someone else confirms <a href="http://www.pagetable.com/?p=410" class="postlink">that diagram</a>, I'm ignoring it and accepting <a href="http://nesdev.com/6502_cpu.txt" class="postlink">this one</a> as "the most correct" for NES emulation. I wonder why nobody else is interested here lately... <img src="./images/smilies/icon_sad.gif" alt=":(" title="Sad" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Sat Apr 23, 2011 6:50 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: the RESET</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><strong>EDIT 2:</strong> my final word. Unless someone else confirms <a href="http://www.pagetable.com/?p=410" class="postlink">that diagram</a>, I'm ignoring it and accepting <a href="http://nesdev.com/6502_cpu.txt" class="postlink">this one</a> as "the most correct" for NES emulation. I wonder why nobody else is interested here lately... <img src="./images/smilies/icon_sad.gif" alt=":(" title="Sad" /></div>
<br />
<br />Sorry...somehow I missed all these edits.
<br />
<br />So...you're going to trust a document written in 1994 that says:
<br />
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">RESET does not push program counter on stack, and it lasts<br />probably 6 cycles after deactivating the signal. Like NMI, RESET<br />preserves all registers except PC.<br /></div><br /><br />&lt;shudder&gt;PROBABLY&lt;/shudder&gt;<br /><br />Versus a document written on 9/29/2010 and based on the Visual6502 model, arguably the most accurate CPU simulation ever done?<br /><br />It even states:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">The following trace was created with the transistor data from the Visual 6502 project and shows the first nine cycles after letting go of RESET:<br /></div>
<br />
<br />Much more believable, in my opinion, than PROBABLY.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Sat Apr 23, 2011 10:28 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I couldn't find a more descriptive document regarding each instruction, cycle by cycle. All my 6502 emu was based in this document.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>HJRodrigo</b> [ Sat Apr 23, 2011 8:20 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />A bit OT, but I think you both you guys rock. I love the dedication you show to your emulators. I used to use RocknesX as my sole NES emulator till it was discontinued, then I used Rocknes, but then I had to switch to Nestopia when my new computer couldn't use it <img src="./images/smilies/icon_sad.gif" alt=":(" title="Sad" /> . 
<br />
<br />Of course I am also eagerly/patiently awaiting for NESICIDE to be mature for mainstream use. That has to be one of the most ambitious NES projects I have ever heard of. I wish both of you well in your endeavors  <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" /> .

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>