// Seed: 1174548557
`define pp_4 0
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  type_8 id_4 (
      .id_0(id_3),
      .id_1(id_1)
  );
endmodule
