
Bai8_ESP_Wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4cc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000033fc  0800c660  0800c660  0000d660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa5c  0800fa5c  000111dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa5c  0800fa5c  00010a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa64  0800fa64  000111dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa64  0800fa64  00010a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fa68  0800fa68  00010a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800fa6c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111dc  2**0
                  CONTENTS
 10 .bss          000004c4  200001dc  200001dc  000111dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006a0  200006a0  000111dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019928  00000000  00000000  0001120c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044c6  00000000  00000000  0002ab34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001740  00000000  00000000  0002f000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000120f  00000000  00000000  00030740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027200  00000000  00000000  0003194f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002048b  00000000  00000000  00058b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e148c  00000000  00000000  00078fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015a466  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000743c  00000000  00000000  0015a4ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  001618e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c644 	.word	0x0800c644

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800c644 	.word	0x0800c644

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001026:	463b      	mov	r3, r7
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001032:	4b3d      	ldr	r3, [pc, #244]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001034:	4a3d      	ldr	r2, [pc, #244]	@ (800112c <MX_ADC1_Init+0x10c>)
 8001036:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001038:	4b3b      	ldr	r3, [pc, #236]	@ (8001128 <MX_ADC1_Init+0x108>)
 800103a:	2200      	movs	r2, #0
 800103c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800103e:	4b3a      	ldr	r3, [pc, #232]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001044:	4b38      	ldr	r3, [pc, #224]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001046:	2201      	movs	r2, #1
 8001048:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800104a:	4b37      	ldr	r3, [pc, #220]	@ (8001128 <MX_ADC1_Init+0x108>)
 800104c:	2200      	movs	r2, #0
 800104e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b35      	ldr	r3, [pc, #212]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001058:	4b33      	ldr	r3, [pc, #204]	@ (8001128 <MX_ADC1_Init+0x108>)
 800105a:	2200      	movs	r2, #0
 800105c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800105e:	4b32      	ldr	r3, [pc, #200]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001060:	4a33      	ldr	r2, [pc, #204]	@ (8001130 <MX_ADC1_Init+0x110>)
 8001062:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001064:	4b30      	ldr	r3, [pc, #192]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800106a:	4b2f      	ldr	r3, [pc, #188]	@ (8001128 <MX_ADC1_Init+0x108>)
 800106c:	2205      	movs	r2, #5
 800106e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001070:	4b2d      	ldr	r3, [pc, #180]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001078:	4b2b      	ldr	r3, [pc, #172]	@ (8001128 <MX_ADC1_Init+0x108>)
 800107a:	2201      	movs	r2, #1
 800107c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800107e:	482a      	ldr	r0, [pc, #168]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001080:	f001 ffdc 	bl	800303c <HAL_ADC_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800108a:	f001 f9d5 	bl	8002438 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800108e:	2308      	movs	r3, #8
 8001090:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001092:	2301      	movs	r3, #1
 8001094:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109a:	463b      	mov	r3, r7
 800109c:	4619      	mov	r1, r3
 800109e:	4822      	ldr	r0, [pc, #136]	@ (8001128 <MX_ADC1_Init+0x108>)
 80010a0:	f002 f93e 	bl	8003320 <HAL_ADC_ConfigChannel>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80010aa:	f001 f9c5 	bl	8002438 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010ae:	2309      	movs	r3, #9
 80010b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010b2:	2302      	movs	r3, #2
 80010b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b6:	463b      	mov	r3, r7
 80010b8:	4619      	mov	r1, r3
 80010ba:	481b      	ldr	r0, [pc, #108]	@ (8001128 <MX_ADC1_Init+0x108>)
 80010bc:	f002 f930 	bl	8003320 <HAL_ADC_ConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80010c6:	f001 f9b7 	bl	8002438 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010ca:	230a      	movs	r3, #10
 80010cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80010ce:	2303      	movs	r3, #3
 80010d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d2:	463b      	mov	r3, r7
 80010d4:	4619      	mov	r1, r3
 80010d6:	4814      	ldr	r0, [pc, #80]	@ (8001128 <MX_ADC1_Init+0x108>)
 80010d8:	f002 f922 	bl	8003320 <HAL_ADC_ConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80010e2:	f001 f9a9 	bl	8002438 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010e6:	230b      	movs	r3, #11
 80010e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80010ea:	2304      	movs	r3, #4
 80010ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ee:	463b      	mov	r3, r7
 80010f0:	4619      	mov	r1, r3
 80010f2:	480d      	ldr	r0, [pc, #52]	@ (8001128 <MX_ADC1_Init+0x108>)
 80010f4:	f002 f914 	bl	8003320 <HAL_ADC_ConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80010fe:	f001 f99b 	bl	8002438 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001102:	230c      	movs	r3, #12
 8001104:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001106:	2305      	movs	r3, #5
 8001108:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110a:	463b      	mov	r3, r7
 800110c:	4619      	mov	r1, r3
 800110e:	4806      	ldr	r0, [pc, #24]	@ (8001128 <MX_ADC1_Init+0x108>)
 8001110:	f002 f906 	bl	8003320 <HAL_ADC_ConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 800111a:	f001 f98d 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200001f8 	.word	0x200001f8
 800112c:	40012000 	.word	0x40012000
 8001130:	0f000001 	.word	0x0f000001

08001134 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	@ 0x28
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a3c      	ldr	r2, [pc, #240]	@ (8001244 <HAL_ADC_MspInit+0x110>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d171      	bne.n	800123a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b3b      	ldr	r3, [pc, #236]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115e:	4a3a      	ldr	r2, [pc, #232]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 8001160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001164:	6453      	str	r3, [r2, #68]	@ 0x44
 8001166:	4b38      	ldr	r3, [pc, #224]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	4b34      	ldr	r3, [pc, #208]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a33      	ldr	r2, [pc, #204]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b31      	ldr	r3, [pc, #196]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	4b2d      	ldr	r3, [pc, #180]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a2c      	ldr	r2, [pc, #176]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 8001198:	f043 0302 	orr.w	r3, r3, #2
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b2a      	ldr	r3, [pc, #168]	@ (8001248 <HAL_ADC_MspInit+0x114>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80011aa:	2307      	movs	r3, #7
 80011ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ae:	2303      	movs	r3, #3
 80011b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4823      	ldr	r0, [pc, #140]	@ (800124c <HAL_ADC_MspInit+0x118>)
 80011be:	f003 f863 	bl	8004288 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011c2:	2303      	movs	r3, #3
 80011c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c6:	2303      	movs	r3, #3
 80011c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	481e      	ldr	r0, [pc, #120]	@ (8001250 <HAL_ADC_MspInit+0x11c>)
 80011d6:	f003 f857 	bl	8004288 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011da:	4b1e      	ldr	r3, [pc, #120]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 80011dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001258 <HAL_ADC_MspInit+0x124>)
 80011de:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ec:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011f2:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 80011f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011f8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011fa:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 80011fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001200:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001202:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 8001204:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001208:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800120a:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 800120c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001210:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001212:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001218:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800121e:	480d      	ldr	r0, [pc, #52]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 8001220:	f002 fc30 	bl	8003a84 <HAL_DMA_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800122a:	f001 f905 	bl	8002438 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a08      	ldr	r2, [pc, #32]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 8001232:	639a      	str	r2, [r3, #56]	@ 0x38
 8001234:	4a07      	ldr	r2, [pc, #28]	@ (8001254 <HAL_ADC_MspInit+0x120>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40012000 	.word	0x40012000
 8001248:	40023800 	.word	0x40023800
 800124c:	40020800 	.word	0x40020800
 8001250:	40020400 	.word	0x40020400
 8001254:	20000240 	.word	0x20000240
 8001258:	40026410 	.word	0x40026410

0800125c <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001260:	2201      	movs	r2, #1
 8001262:	2108      	movs	r1, #8
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <button_init+0x14>)
 8001266:	f003 f9ab 	bl	80045c0 <HAL_GPIO_WritePin>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020c00 	.word	0x40020c00

08001274 <button_Scan>:

void button_Scan(){
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2108      	movs	r1, #8
 800127e:	482f      	ldr	r0, [pc, #188]	@ (800133c <button_Scan+0xc8>)
 8001280:	f003 f99e 	bl	80045c0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001284:	2201      	movs	r2, #1
 8001286:	2108      	movs	r1, #8
 8001288:	482c      	ldr	r0, [pc, #176]	@ (800133c <button_Scan+0xc8>)
 800128a:	f003 f999 	bl	80045c0 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 800128e:	230a      	movs	r3, #10
 8001290:	2202      	movs	r2, #2
 8001292:	492b      	ldr	r1, [pc, #172]	@ (8001340 <button_Scan+0xcc>)
 8001294:	482b      	ldr	r0, [pc, #172]	@ (8001344 <button_Scan+0xd0>)
 8001296:	f004 f94e 	bl	8005536 <HAL_SPI_Receive>
	  int button_index = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 800129e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012a2:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	e03f      	b.n	800132a <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	db06      	blt.n	80012be <button_Scan+0x4a>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	dc03      	bgt.n	80012be <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3304      	adds	r3, #4
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	e018      	b.n	80012f0 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b03      	cmp	r3, #3
 80012c2:	dd07      	ble.n	80012d4 <button_Scan+0x60>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b07      	cmp	r3, #7
 80012c8:	dc04      	bgt.n	80012d4 <button_Scan+0x60>
			  button_index = 7 - i;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f1c3 0307 	rsb	r3, r3, #7
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	e00d      	b.n	80012f0 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b07      	cmp	r3, #7
 80012d8:	dd06      	ble.n	80012e8 <button_Scan+0x74>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b0b      	cmp	r3, #11
 80012de:	dc03      	bgt.n	80012e8 <button_Scan+0x74>
			  button_index = i + 4;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3304      	adds	r3, #4
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	e003      	b.n	80012f0 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f1c3 0317 	rsb	r3, r3, #23
 80012ee:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 80012f0:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <button_Scan+0xcc>)
 80012f2:	881a      	ldrh	r2, [r3, #0]
 80012f4:	897b      	ldrh	r3, [r7, #10]
 80012f6:	4013      	ands	r3, r2
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d005      	beq.n	800130a <button_Scan+0x96>
 80012fe:	4a12      	ldr	r2, [pc, #72]	@ (8001348 <button_Scan+0xd4>)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2100      	movs	r1, #0
 8001304:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001308:	e009      	b.n	800131e <button_Scan+0xaa>
		  else button_count[button_index]++;
 800130a:	4a0f      	ldr	r2, [pc, #60]	@ (8001348 <button_Scan+0xd4>)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001312:	3301      	adds	r3, #1
 8001314:	b299      	uxth	r1, r3
 8001316:	4a0c      	ldr	r2, [pc, #48]	@ (8001348 <button_Scan+0xd4>)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800131e:	897b      	ldrh	r3, [r7, #10]
 8001320:	085b      	lsrs	r3, r3, #1
 8001322:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3301      	adds	r3, #1
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b0f      	cmp	r3, #15
 800132e:	ddbc      	ble.n	80012aa <button_Scan+0x36>
	  }
}
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40020c00 	.word	0x40020c00
 8001340:	200002c0 	.word	0x200002c0
 8001344:	20000390 	.word	0x20000390
 8001348:	200002a0 	.word	0x200002a0

0800134c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <MX_DMA_Init+0x3c>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	4a0b      	ldr	r2, [pc, #44]	@ (8001388 <MX_DMA_Init+0x3c>)
 800135c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001360:	6313      	str	r3, [r2, #48]	@ 0x30
 8001362:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <MX_DMA_Init+0x3c>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2100      	movs	r1, #0
 8001372:	2038      	movs	r0, #56	@ 0x38
 8001374:	f002 fb4f 	bl	8003a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001378:	2038      	movs	r0, #56	@ 0x38
 800137a:	f002 fb68 	bl	8003a4e <HAL_NVIC_EnableIRQ>

}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800

0800138c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08e      	sub	sp, #56	@ 0x38
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001392:	f107 031c 	add.w	r3, r7, #28
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]
 80013a2:	615a      	str	r2, [r3, #20]
 80013a4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80013a6:	463b      	mov	r3, r7
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
 80013b4:	615a      	str	r2, [r3, #20]
 80013b6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80013b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013ba:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80013be:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80013c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013c2:	4a2e      	ldr	r2, [pc, #184]	@ (800147c <MX_FSMC_Init+0xf0>)
 80013c4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80013c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80013cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80013d2:	4b29      	ldr	r3, [pc, #164]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80013d8:	4b27      	ldr	r3, [pc, #156]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013da:	2210      	movs	r2, #16
 80013dc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80013e4:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80013ea:	4b23      	ldr	r3, [pc, #140]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80013f0:	4b21      	ldr	r3, [pc, #132]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80013f6:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <MX_FSMC_Init+0xec>)
 80013f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80013fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001478 <MX_FSMC_Init+0xec>)
 8001400:	2200      	movs	r2, #0
 8001402:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_FSMC_Init+0xec>)
 8001406:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800140a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800140c:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <MX_FSMC_Init+0xec>)
 800140e:	2200      	movs	r2, #0
 8001410:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001412:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <MX_FSMC_Init+0xec>)
 8001414:	2200      	movs	r2, #0
 8001416:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <MX_FSMC_Init+0xec>)
 800141a:	2200      	movs	r2, #0
 800141c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800141e:	230f      	movs	r3, #15
 8001420:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001422:	230f      	movs	r3, #15
 8001424:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001426:	233c      	movs	r3, #60	@ 0x3c
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 800142e:	2310      	movs	r3, #16
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001432:	2311      	movs	r3, #17
 8001434:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001436:	2300      	movs	r3, #0
 8001438:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800143a:	2308      	movs	r3, #8
 800143c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800143e:	230f      	movs	r3, #15
 8001440:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001442:	2309      	movs	r3, #9
 8001444:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800144a:	2310      	movs	r3, #16
 800144c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800144e:	2311      	movs	r3, #17
 8001450:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001456:	463a      	mov	r2, r7
 8001458:	f107 031c 	add.w	r3, r7, #28
 800145c:	4619      	mov	r1, r3
 800145e:	4806      	ldr	r0, [pc, #24]	@ (8001478 <MX_FSMC_Init+0xec>)
 8001460:	f004 fc4c 	bl	8005cfc <HAL_SRAM_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800146a:	f000 ffe5 	bl	8002438 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800146e:	bf00      	nop
 8001470:	3738      	adds	r7, #56	@ 0x38
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	200002c4 	.word	0x200002c4
 800147c:	a0000104 	.word	0xa0000104

08001480 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001494:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <HAL_FSMC_MspInit+0x88>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d131      	bne.n	8001500 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <HAL_FSMC_MspInit+0x88>)
 800149e:	2201      	movs	r2, #1
 80014a0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	603b      	str	r3, [r7, #0]
 80014a6:	4b19      	ldr	r3, [pc, #100]	@ (800150c <HAL_FSMC_MspInit+0x8c>)
 80014a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014aa:	4a18      	ldr	r2, [pc, #96]	@ (800150c <HAL_FSMC_MspInit+0x8c>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6393      	str	r3, [r2, #56]	@ 0x38
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <HAL_FSMC_MspInit+0x8c>)
 80014b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80014be:	f64f 7388 	movw	r3, #65416	@ 0xff88
 80014c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c4:	2302      	movs	r3, #2
 80014c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014cc:	2303      	movs	r3, #3
 80014ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80014d0:	230c      	movs	r3, #12
 80014d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	4619      	mov	r1, r3
 80014d8:	480d      	ldr	r0, [pc, #52]	@ (8001510 <HAL_FSMC_MspInit+0x90>)
 80014da:	f002 fed5 	bl	8004288 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80014de:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80014e2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e4:	2302      	movs	r3, #2
 80014e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80014f0:	230c      	movs	r3, #12
 80014f2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	4619      	mov	r1, r3
 80014f8:	4806      	ldr	r0, [pc, #24]	@ (8001514 <HAL_FSMC_MspInit+0x94>)
 80014fa:	f002 fec5 	bl	8004288 <HAL_GPIO_Init>
 80014fe:	e000      	b.n	8001502 <HAL_FSMC_MspInit+0x82>
    return;
 8001500:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000314 	.word	0x20000314
 800150c:	40023800 	.word	0x40023800
 8001510:	40021000 	.word	0x40021000
 8001514:	40020c00 	.word	0x40020c00

08001518 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001520:	f7ff ffae 	bl	8001480 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08e      	sub	sp, #56	@ 0x38
 8001530:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	60da      	str	r2, [r3, #12]
 8001540:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	623b      	str	r3, [r7, #32]
 8001546:	4b8f      	ldr	r3, [pc, #572]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	4a8e      	ldr	r2, [pc, #568]	@ (8001784 <MX_GPIO_Init+0x258>)
 800154c:	f043 0310 	orr.w	r3, r3, #16
 8001550:	6313      	str	r3, [r2, #48]	@ 0x30
 8001552:	4b8c      	ldr	r3, [pc, #560]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	f003 0310 	and.w	r3, r3, #16
 800155a:	623b      	str	r3, [r7, #32]
 800155c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
 8001562:	4b88      	ldr	r3, [pc, #544]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4a87      	ldr	r2, [pc, #540]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4b85      	ldr	r3, [pc, #532]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	61fb      	str	r3, [r7, #28]
 8001578:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	61bb      	str	r3, [r7, #24]
 800157e:	4b81      	ldr	r3, [pc, #516]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4a80      	ldr	r2, [pc, #512]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001584:	f043 0320 	orr.w	r3, r3, #32
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4b7e      	ldr	r3, [pc, #504]	@ (8001784 <MX_GPIO_Init+0x258>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0320 	and.w	r3, r3, #32
 8001592:	61bb      	str	r3, [r7, #24]
 8001594:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	4b7a      	ldr	r3, [pc, #488]	@ (8001784 <MX_GPIO_Init+0x258>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	4a79      	ldr	r2, [pc, #484]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a6:	4b77      	ldr	r3, [pc, #476]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	4b73      	ldr	r3, [pc, #460]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a72      	ldr	r2, [pc, #456]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b70      	ldr	r3, [pc, #448]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	4b6c      	ldr	r3, [pc, #432]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	4a6b      	ldr	r2, [pc, #428]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015d8:	f043 0302 	orr.w	r3, r3, #2
 80015dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015de:	4b69      	ldr	r3, [pc, #420]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	4b65      	ldr	r3, [pc, #404]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	4a64      	ldr	r2, [pc, #400]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015f4:	f043 0308 	orr.w	r3, r3, #8
 80015f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fa:	4b62      	ldr	r3, [pc, #392]	@ (8001784 <MX_GPIO_Init+0x258>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	f003 0308 	and.w	r3, r3, #8
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	4b5e      	ldr	r3, [pc, #376]	@ (8001784 <MX_GPIO_Init+0x258>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a5d      	ldr	r2, [pc, #372]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b5b      	ldr	r3, [pc, #364]	@ (8001784 <MX_GPIO_Init+0x258>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	2170      	movs	r1, #112	@ 0x70
 8001626:	4858      	ldr	r0, [pc, #352]	@ (8001788 <MX_GPIO_Init+0x25c>)
 8001628:	f002 ffca 	bl	80045c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 8001632:	4856      	ldr	r0, [pc, #344]	@ (800178c <MX_GPIO_Init+0x260>)
 8001634:	f002 ffc4 	bl	80045c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800163e:	4854      	ldr	r0, [pc, #336]	@ (8001790 <MX_GPIO_Init+0x264>)
 8001640:	f002 ffbe 	bl	80045c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800164a:	4852      	ldr	r0, [pc, #328]	@ (8001794 <MX_GPIO_Init+0x268>)
 800164c:	f002 ffb8 	bl	80045c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001656:	4850      	ldr	r0, [pc, #320]	@ (8001798 <MX_GPIO_Init+0x26c>)
 8001658:	f002 ffb2 	bl	80045c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	2108      	movs	r1, #8
 8001660:	484e      	ldr	r0, [pc, #312]	@ (800179c <MX_GPIO_Init+0x270>)
 8001662:	f002 ffad 	bl	80045c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001666:	2370      	movs	r3, #112	@ 0x70
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166a:	2301      	movs	r3, #1
 800166c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001676:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800167a:	4619      	mov	r1, r3
 800167c:	4842      	ldr	r0, [pc, #264]	@ (8001788 <MX_GPIO_Init+0x25c>)
 800167e:	f002 fe03 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 8001682:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001688:	2301      	movs	r3, #1
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001694:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001698:	4619      	mov	r1, r3
 800169a:	483c      	ldr	r0, [pc, #240]	@ (800178c <MX_GPIO_Init+0x260>)
 800169c:	f002 fdf4 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 80016a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 80016ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	4836      	ldr	r0, [pc, #216]	@ (8001790 <MX_GPIO_Init+0x264>)
 80016b6:	f002 fde7 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 80016ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 80016cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016d0:	4619      	mov	r1, r3
 80016d2:	482f      	ldr	r0, [pc, #188]	@ (8001790 <MX_GPIO_Init+0x264>)
 80016d4:	f002 fdd8 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80016d8:	23c0      	movs	r3, #192	@ 0xc0
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016dc:	2300      	movs	r3, #0
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e8:	4619      	mov	r1, r3
 80016ea:	482b      	ldr	r0, [pc, #172]	@ (8001798 <MX_GPIO_Init+0x26c>)
 80016ec:	f002 fdcc 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80016f0:	2330      	movs	r3, #48	@ 0x30
 80016f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001700:	4619      	mov	r1, r3
 8001702:	4822      	ldr	r0, [pc, #136]	@ (800178c <MX_GPIO_Init+0x260>)
 8001704:	f002 fdc0 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8001708:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170e:	2301      	movs	r3, #1
 8001710:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	2300      	movs	r3, #0
 8001718:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800171a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800171e:	4619      	mov	r1, r3
 8001720:	481c      	ldr	r0, [pc, #112]	@ (8001794 <MX_GPIO_Init+0x268>)
 8001722:	f002 fdb1 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 8001726:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172c:	2300      	movs	r3, #0
 800172e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001730:	2301      	movs	r3, #1
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001734:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001738:	4619      	mov	r1, r3
 800173a:	4814      	ldr	r0, [pc, #80]	@ (800178c <MX_GPIO_Init+0x260>)
 800173c:	f002 fda4 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001740:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001746:	2301      	movs	r3, #1
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001756:	4619      	mov	r1, r3
 8001758:	480f      	ldr	r0, [pc, #60]	@ (8001798 <MX_GPIO_Init+0x26c>)
 800175a:	f002 fd95 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800175e:	2308      	movs	r3, #8
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001762:	2301      	movs	r3, #1
 8001764:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2300      	movs	r3, #0
 800176c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001772:	4619      	mov	r1, r3
 8001774:	4809      	ldr	r0, [pc, #36]	@ (800179c <MX_GPIO_Init+0x270>)
 8001776:	f002 fd87 	bl	8004288 <HAL_GPIO_Init>

}
 800177a:	bf00      	nop
 800177c:	3738      	adds	r7, #56	@ 0x38
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800
 8001788:	40021000 	.word	0x40021000
 800178c:	40020800 	.word	0x40020800
 8001790:	40021400 	.word	0x40021400
 8001794:	40021800 	.word	0x40021800
 8001798:	40020000 	.word	0x40020000
 800179c:	40020c00 	.word	0x40020c00

080017a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017a4:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017a6:	4a13      	ldr	r2, [pc, #76]	@ (80017f4 <MX_I2C1_Init+0x54>)
 80017a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017ac:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <MX_I2C1_Init+0x58>)
 80017ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017bc:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017c4:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017d0:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017d8:	2200      	movs	r2, #0
 80017da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017dc:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <MX_I2C1_Init+0x50>)
 80017de:	f002 ff09 	bl	80045f4 <HAL_I2C_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017e8:	f000 fe26 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000318 	.word	0x20000318
 80017f4:	40005400 	.word	0x40005400
 80017f8:	000186a0 	.word	0x000186a0

080017fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08a      	sub	sp, #40	@ 0x28
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a19      	ldr	r2, [pc, #100]	@ (8001880 <HAL_I2C_MspInit+0x84>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d12b      	bne.n	8001876 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <HAL_I2C_MspInit+0x88>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4a17      	ldr	r2, [pc, #92]	@ (8001884 <HAL_I2C_MspInit+0x88>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	6313      	str	r3, [r2, #48]	@ 0x30
 800182e:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <HAL_I2C_MspInit+0x88>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800183a:	23c0      	movs	r3, #192	@ 0xc0
 800183c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800183e:	2312      	movs	r3, #18
 8001840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001846:	2303      	movs	r3, #3
 8001848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800184a:	2304      	movs	r3, #4
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	480c      	ldr	r0, [pc, #48]	@ (8001888 <HAL_I2C_MspInit+0x8c>)
 8001856:	f002 fd17 	bl	8004288 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_I2C_MspInit+0x88>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a08      	ldr	r2, [pc, #32]	@ (8001884 <HAL_I2C_MspInit+0x88>)
 8001864:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <HAL_I2C_MspInit+0x88>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	@ 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40005400 	.word	0x40005400
 8001884:	40023800 	.word	0x40023800
 8001888:	40020400 	.word	0x40020400

0800188c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001896:	4a04      	ldr	r2, [pc, #16]	@ (80018a8 <LCD_WR_REG+0x1c>)
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	8013      	strh	r3, [r2, #0]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	600ffffe 	.word	0x600ffffe

080018ac <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 80018b6:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <LCD_WR_DATA+0x1c>)
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	8053      	strh	r3, [r2, #2]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	600ffffe 	.word	0x600ffffe

080018cc <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <LCD_RD_DATA+0x20>)
 80018d4:	885b      	ldrh	r3, [r3, #2]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	80fb      	strh	r3, [r7, #6]
	return ram;
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	b29b      	uxth	r3, r3
}
 80018de:	4618      	mov	r0, r3
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	600ffffe 	.word	0x600ffffe

080018f0 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4604      	mov	r4, r0
 80018f8:	4608      	mov	r0, r1
 80018fa:	4611      	mov	r1, r2
 80018fc:	461a      	mov	r2, r3
 80018fe:	4623      	mov	r3, r4
 8001900:	80fb      	strh	r3, [r7, #6]
 8001902:	4603      	mov	r3, r0
 8001904:	80bb      	strh	r3, [r7, #4]
 8001906:	460b      	mov	r3, r1
 8001908:	807b      	strh	r3, [r7, #2]
 800190a:	4613      	mov	r3, r2
 800190c:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800190e:	202a      	movs	r0, #42	@ 0x2a
 8001910:	f7ff ffbc 	bl	800188c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	b29b      	uxth	r3, r3
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff ffc6 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	b2db      	uxtb	r3, r3
 8001924:	b29b      	uxth	r3, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ffc0 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 800192c:	887b      	ldrh	r3, [r7, #2]
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	b29b      	uxth	r3, r3
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff ffba 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	b29b      	uxth	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ffb4 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001944:	202b      	movs	r0, #43	@ 0x2b
 8001946:	f7ff ffa1 	bl	800188c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 800194a:	88bb      	ldrh	r3, [r7, #4]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	b29b      	uxth	r3, r3
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ffab 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001956:	88bb      	ldrh	r3, [r7, #4]
 8001958:	b2db      	uxtb	r3, r3
 800195a:	b29b      	uxth	r3, r3
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ffa5 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001962:	883b      	ldrh	r3, [r7, #0]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	b29b      	uxth	r3, r3
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff9f 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800196e:	883b      	ldrh	r3, [r7, #0]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	b29b      	uxth	r3, r3
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff99 	bl	80018ac <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 800197a:	202c      	movs	r0, #44	@ 0x2c
 800197c:	f7ff ff86 	bl	800188c <LCD_WR_REG>
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	bd90      	pop	{r4, r7, pc}

08001988 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <lcd_Clear+0x60>)
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	3b01      	subs	r3, #1
 8001998:	b29a      	uxth	r2, r3
 800199a:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <lcd_Clear+0x60>)
 800199c:	885b      	ldrh	r3, [r3, #2]
 800199e:	3b01      	subs	r3, #1
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	2100      	movs	r1, #0
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff ffa3 	bl	80018f0 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	81fb      	strh	r3, [r7, #14]
 80019ae:	e011      	b.n	80019d4 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 80019b0:	2300      	movs	r3, #0
 80019b2:	81bb      	strh	r3, [r7, #12]
 80019b4:	e006      	b.n	80019c4 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff77 	bl	80018ac <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 80019be:	89bb      	ldrh	r3, [r7, #12]
 80019c0:	3301      	adds	r3, #1
 80019c2:	81bb      	strh	r3, [r7, #12]
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <lcd_Clear+0x60>)
 80019c6:	885b      	ldrh	r3, [r3, #2]
 80019c8:	89ba      	ldrh	r2, [r7, #12]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d3f3      	bcc.n	80019b6 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	3301      	adds	r3, #1
 80019d2:	81fb      	strh	r3, [r7, #14]
 80019d4:	4b04      	ldr	r3, [pc, #16]	@ (80019e8 <lcd_Clear+0x60>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	89fa      	ldrh	r2, [r7, #14]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d3e8      	bcc.n	80019b0 <lcd_Clear+0x28>
		}
	}
}
 80019de:	bf00      	nop
 80019e0:	bf00      	nop
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	2000036c 	.word	0x2000036c

080019ec <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	80fb      	strh	r3, [r7, #6]
 80019f6:	460b      	mov	r3, r1
 80019f8:	80bb      	strh	r3, [r7, #4]
 80019fa:	4613      	mov	r3, r2
 80019fc:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 80019fe:	88bb      	ldrh	r3, [r7, #4]
 8001a00:	88fa      	ldrh	r2, [r7, #6]
 8001a02:	88b9      	ldrh	r1, [r7, #4]
 8001a04:	88f8      	ldrh	r0, [r7, #6]
 8001a06:	f7ff ff73 	bl	80018f0 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001a0a:	887b      	ldrh	r3, [r7, #2]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff4d 	bl	80018ac <LCD_WR_DATA>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b087      	sub	sp, #28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4604      	mov	r4, r0
 8001a24:	4608      	mov	r0, r1
 8001a26:	4611      	mov	r1, r2
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4623      	mov	r3, r4
 8001a2c:	80fb      	strh	r3, [r7, #6]
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80bb      	strh	r3, [r7, #4]
 8001a32:	460b      	mov	r3, r1
 8001a34:	70fb      	strb	r3, [r7, #3]
 8001a36:	4613      	mov	r3, r2
 8001a38:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001a3e:	88fb      	ldrh	r3, [r7, #6]
 8001a40:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001a42:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a46:	085b      	lsrs	r3, r3, #1
 8001a48:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	08db      	lsrs	r3, r3, #3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	461a      	mov	r2, r3
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	f003 0307 	and.w	r3, r3, #7
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	bf14      	ite	ne
 8001a5e:	2301      	movne	r3, #1
 8001a60:	2300      	moveq	r3, #0
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	4413      	add	r3, r2
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	fb12 f303 	smulbb	r3, r2, r3
 8001a72:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	3b20      	subs	r3, #32
 8001a78:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4413      	add	r3, r2
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	3b01      	subs	r3, #1
 8001a86:	b29c      	uxth	r4, r3
 8001a88:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	88bb      	ldrh	r3, [r7, #4]
 8001a90:	4413      	add	r3, r2
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	88b9      	ldrh	r1, [r7, #4]
 8001a9a:	88f8      	ldrh	r0, [r7, #6]
 8001a9c:	4622      	mov	r2, r4
 8001a9e:	f7ff ff27 	bl	80018f0 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	827b      	strh	r3, [r7, #18]
 8001aa6:	e07a      	b.n	8001b9e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001aa8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001aac:	2b0c      	cmp	r3, #12
 8001aae:	d028      	beq.n	8001b02 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001ab0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ab4:	2b10      	cmp	r3, #16
 8001ab6:	d108      	bne.n	8001aca <lcd_ShowChar+0xae>
 8001ab8:	78fa      	ldrb	r2, [r7, #3]
 8001aba:	8a7b      	ldrh	r3, [r7, #18]
 8001abc:	493c      	ldr	r1, [pc, #240]	@ (8001bb0 <lcd_ShowChar+0x194>)
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	440a      	add	r2, r1
 8001ac2:	4413      	add	r3, r2
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	75fb      	strb	r3, [r7, #23]
 8001ac8:	e01b      	b.n	8001b02 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001aca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ace:	2b18      	cmp	r3, #24
 8001ad0:	d10b      	bne.n	8001aea <lcd_ShowChar+0xce>
 8001ad2:	78fa      	ldrb	r2, [r7, #3]
 8001ad4:	8a79      	ldrh	r1, [r7, #18]
 8001ad6:	4837      	ldr	r0, [pc, #220]	@ (8001bb4 <lcd_ShowChar+0x198>)
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	4403      	add	r3, r0
 8001ae2:	440b      	add	r3, r1
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	75fb      	strb	r3, [r7, #23]
 8001ae8:	e00b      	b.n	8001b02 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001aea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001aee:	2b20      	cmp	r3, #32
 8001af0:	d15a      	bne.n	8001ba8 <lcd_ShowChar+0x18c>
 8001af2:	78fa      	ldrb	r2, [r7, #3]
 8001af4:	8a7b      	ldrh	r3, [r7, #18]
 8001af6:	4930      	ldr	r1, [pc, #192]	@ (8001bb8 <lcd_ShowChar+0x19c>)
 8001af8:	0192      	lsls	r2, r2, #6
 8001afa:	440a      	add	r2, r1
 8001afc:	4413      	add	r3, r2
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001b02:	2300      	movs	r3, #0
 8001b04:	75bb      	strb	r3, [r7, #22]
 8001b06:	e044      	b.n	8001b92 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001b08:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d120      	bne.n	8001b52 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001b10:	7dfa      	ldrb	r2, [r7, #23]
 8001b12:	7dbb      	ldrb	r3, [r7, #22]
 8001b14:	fa42 f303 	asr.w	r3, r2, r3
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d004      	beq.n	8001b2a <lcd_ShowChar+0x10e>
 8001b20:	883b      	ldrh	r3, [r7, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fec2 	bl	80018ac <LCD_WR_DATA>
 8001b28:	e003      	b.n	8001b32 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001b2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff febd 	bl	80018ac <LCD_WR_DATA>
				m++;
 8001b32:	7d7b      	ldrb	r3, [r7, #21]
 8001b34:	3301      	adds	r3, #1
 8001b36:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001b38:	7d7b      	ldrb	r3, [r7, #21]
 8001b3a:	7bfa      	ldrb	r2, [r7, #15]
 8001b3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b40:	fb01 f202 	mul.w	r2, r1, r2
 8001b44:	1a9b      	subs	r3, r3, r2
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d11f      	bne.n	8001b8c <lcd_ShowChar+0x170>
				{
					m=0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	757b      	strb	r3, [r7, #21]
					break;
 8001b50:	e022      	b.n	8001b98 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001b52:	7dfa      	ldrb	r2, [r7, #23]
 8001b54:	7dbb      	ldrb	r3, [r7, #22]
 8001b56:	fa42 f303 	asr.w	r3, r2, r3
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d005      	beq.n	8001b6e <lcd_ShowChar+0x152>
 8001b62:	883a      	ldrh	r2, [r7, #0]
 8001b64:	88b9      	ldrh	r1, [r7, #4]
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff3f 	bl	80019ec <lcd_DrawPoint>
				x++;
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	3301      	adds	r3, #1
 8001b72:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001b74:	88fa      	ldrh	r2, [r7, #6]
 8001b76:	8a3b      	ldrh	r3, [r7, #16]
 8001b78:	1ad2      	subs	r2, r2, r3
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d105      	bne.n	8001b8c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001b80:	8a3b      	ldrh	r3, [r7, #16]
 8001b82:	80fb      	strh	r3, [r7, #6]
					y++;
 8001b84:	88bb      	ldrh	r3, [r7, #4]
 8001b86:	3301      	adds	r3, #1
 8001b88:	80bb      	strh	r3, [r7, #4]
					break;
 8001b8a:	e005      	b.n	8001b98 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001b8c:	7dbb      	ldrb	r3, [r7, #22]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	75bb      	strb	r3, [r7, #22]
 8001b92:	7dbb      	ldrb	r3, [r7, #22]
 8001b94:	2b07      	cmp	r3, #7
 8001b96:	d9b7      	bls.n	8001b08 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001b98:	8a7b      	ldrh	r3, [r7, #18]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	827b      	strh	r3, [r7, #18]
 8001b9e:	8a7a      	ldrh	r2, [r7, #18]
 8001ba0:	89bb      	ldrh	r3, [r7, #12]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d380      	bcc.n	8001aa8 <lcd_ShowChar+0x8c>
 8001ba6:	e000      	b.n	8001baa <lcd_ShowChar+0x18e>
		else return;
 8001ba8:	bf00      	nop
				}
			}
		}
	}
}
 8001baa:	371c      	adds	r7, #28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd90      	pop	{r4, r7, pc}
 8001bb0:	0800c694 	.word	0x0800c694
 8001bb4:	0800cc84 	.word	0x0800cc84
 8001bb8:	0800de54 	.word	0x0800de54

08001bbc <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001bd0:	e004      	b.n	8001bdc <mypow+0x20>
 8001bd2:	79fa      	ldrb	r2, [r7, #7]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	fb02 f303 	mul.w	r3, r2, r3
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	1e5a      	subs	r2, r3, #1
 8001be0:	71ba      	strb	r2, [r7, #6]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f5      	bne.n	8001bd2 <mypow+0x16>
	return result;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <lcd_ShowFloatNum>:
	}
}


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001bf4:	b590      	push	{r4, r7, lr}
 8001bf6:	b08b      	sub	sp, #44	@ 0x2c
 8001bf8:	af04      	add	r7, sp, #16
 8001bfa:	4604      	mov	r4, r0
 8001bfc:	4608      	mov	r0, r1
 8001bfe:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c02:	4611      	mov	r1, r2
 8001c04:	461a      	mov	r2, r3
 8001c06:	4623      	mov	r3, r4
 8001c08:	81fb      	strh	r3, [r7, #14]
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	81bb      	strh	r3, [r7, #12]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	71fb      	strb	r3, [r7, #7]
 8001c12:	4613      	mov	r3, r2
 8001c14:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001c16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c1a:	085b      	lsrs	r3, r3, #1
 8001c1c:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001c1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c22:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001cfc <lcd_ShowFloatNum+0x108>
 8001c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c2e:	ee17 3a90 	vmov	r3, s15
 8001c32:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001c34:	2300      	movs	r3, #0
 8001c36:	75fb      	strb	r3, [r7, #23]
 8001c38:	e057      	b.n	8001cea <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001c3a:	8abc      	ldrh	r4, [r7, #20]
 8001c3c:	79fa      	ldrb	r2, [r7, #7]
 8001c3e:	7dfb      	ldrb	r3, [r7, #23]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	3b01      	subs	r3, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	4619      	mov	r1, r3
 8001c4a:	200a      	movs	r0, #10
 8001c4c:	f7ff ffb6 	bl	8001bbc <mypow>
 8001c50:	4603      	mov	r3, r0
 8001c52:	fbb4 f1f3 	udiv	r1, r4, r3
 8001c56:	4b2a      	ldr	r3, [pc, #168]	@ (8001d00 <lcd_ShowFloatNum+0x10c>)
 8001c58:	fba3 2301 	umull	r2, r3, r3, r1
 8001c5c:	08da      	lsrs	r2, r3, #3
 8001c5e:	4613      	mov	r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	4413      	add	r3, r2
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	1aca      	subs	r2, r1, r3
 8001c68:	4613      	mov	r3, r2
 8001c6a:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8001c6c:	7dfa      	ldrb	r2, [r7, #23]
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	3b02      	subs	r3, #2
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d11d      	bne.n	8001cb2 <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	3b02      	subs	r3, #2
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	7dbb      	ldrb	r3, [r7, #22]
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	fb12 f303 	smulbb	r3, r2, r3
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	89fb      	ldrh	r3, [r7, #14]
 8001c88:	4413      	add	r3, r2
 8001c8a:	b298      	uxth	r0, r3
 8001c8c:	88ba      	ldrh	r2, [r7, #4]
 8001c8e:	89b9      	ldrh	r1, [r7, #12]
 8001c90:	2300      	movs	r3, #0
 8001c92:	9302      	str	r3, [sp, #8]
 8001c94:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c98:	9301      	str	r3, [sp, #4]
 8001c9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	222e      	movs	r2, #46	@ 0x2e
 8001ca2:	f7ff febb 	bl	8001a1c <lcd_ShowChar>
			t++;
 8001ca6:	7dfb      	ldrb	r3, [r7, #23]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001cb2:	7dfb      	ldrb	r3, [r7, #23]
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	7dbb      	ldrb	r3, [r7, #22]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	fb12 f303 	smulbb	r3, r2, r3
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	89fb      	ldrh	r3, [r7, #14]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	b298      	uxth	r0, r3
 8001cc6:	7cfb      	ldrb	r3, [r7, #19]
 8001cc8:	3330      	adds	r3, #48	@ 0x30
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	88bc      	ldrh	r4, [r7, #4]
 8001cce:	89b9      	ldrh	r1, [r7, #12]
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9302      	str	r3, [sp, #8]
 8001cd4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001cd8:	9301      	str	r3, [sp, #4]
 8001cda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	4623      	mov	r3, r4
 8001ce0:	f7ff fe9c 	bl	8001a1c <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001ce4:	7dfb      	ldrb	r3, [r7, #23]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	75fb      	strb	r3, [r7, #23]
 8001cea:	7dfa      	ldrb	r2, [r7, #23]
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d3a3      	bcc.n	8001c3a <lcd_ShowFloatNum+0x46>
	}
}
 8001cf2:	bf00      	nop
 8001cf4:	bf00      	nop
 8001cf6:	371c      	adds	r7, #28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd90      	pop	{r4, r7, pc}
 8001cfc:	42c80000 	.word	0x42c80000
 8001d00:	cccccccd 	.word	0xcccccccd

08001d04 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d007      	beq.n	8001d2a <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <lcd_SetDir+0x40>)
 8001d1c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d20:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001d22:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <lcd_SetDir+0x40>)
 8001d24:	22f0      	movs	r2, #240	@ 0xf0
 8001d26:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001d28:	e006      	b.n	8001d38 <lcd_SetDir+0x34>
		lcddev.width=240;
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <lcd_SetDir+0x40>)
 8001d2c:	22f0      	movs	r2, #240	@ 0xf0
 8001d2e:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001d30:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <lcd_SetDir+0x40>)
 8001d32:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d36:	805a      	strh	r2, [r3, #2]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	2000036c 	.word	0x2000036c

08001d48 <lcd_init>:


void lcd_init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d52:	48aa      	ldr	r0, [pc, #680]	@ (8001ffc <lcd_init+0x2b4>)
 8001d54:	f002 fc34 	bl	80045c0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001d58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d5c:	f001 f94a 	bl	8002ff4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001d60:	2201      	movs	r2, #1
 8001d62:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d66:	48a5      	ldr	r0, [pc, #660]	@ (8001ffc <lcd_init+0x2b4>)
 8001d68:	f002 fc2a 	bl	80045c0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001d6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d70:	f001 f940 	bl	8002ff4 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001d74:	2000      	movs	r0, #0
 8001d76:	f7ff ffc5 	bl	8001d04 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001d7a:	20d3      	movs	r0, #211	@ 0xd3
 8001d7c:	f7ff fd86 	bl	800188c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001d80:	f7ff fda4 	bl	80018cc <LCD_RD_DATA>
 8001d84:	4603      	mov	r3, r0
 8001d86:	461a      	mov	r2, r3
 8001d88:	4b9d      	ldr	r3, [pc, #628]	@ (8002000 <lcd_init+0x2b8>)
 8001d8a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001d8c:	f7ff fd9e 	bl	80018cc <LCD_RD_DATA>
 8001d90:	4603      	mov	r3, r0
 8001d92:	461a      	mov	r2, r3
 8001d94:	4b9a      	ldr	r3, [pc, #616]	@ (8002000 <lcd_init+0x2b8>)
 8001d96:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001d98:	f7ff fd98 	bl	80018cc <LCD_RD_DATA>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4b97      	ldr	r3, [pc, #604]	@ (8002000 <lcd_init+0x2b8>)
 8001da2:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001da4:	4b96      	ldr	r3, [pc, #600]	@ (8002000 <lcd_init+0x2b8>)
 8001da6:	889b      	ldrh	r3, [r3, #4]
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	4b94      	ldr	r3, [pc, #592]	@ (8002000 <lcd_init+0x2b8>)
 8001dae:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001db0:	f7ff fd8c 	bl	80018cc <LCD_RD_DATA>
 8001db4:	4603      	mov	r3, r0
 8001db6:	461a      	mov	r2, r3
 8001db8:	4b91      	ldr	r3, [pc, #580]	@ (8002000 <lcd_init+0x2b8>)
 8001dba:	889b      	ldrh	r3, [r3, #4]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	4b8f      	ldr	r3, [pc, #572]	@ (8002000 <lcd_init+0x2b8>)
 8001dc2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001dc4:	20cf      	movs	r0, #207	@ 0xcf
 8001dc6:	f7ff fd61 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001dca:	2000      	movs	r0, #0
 8001dcc:	f7ff fd6e 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001dd0:	20c1      	movs	r0, #193	@ 0xc1
 8001dd2:	f7ff fd6b 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001dd6:	2030      	movs	r0, #48	@ 0x30
 8001dd8:	f7ff fd68 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001ddc:	20ed      	movs	r0, #237	@ 0xed
 8001dde:	f7ff fd55 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001de2:	2064      	movs	r0, #100	@ 0x64
 8001de4:	f7ff fd62 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f7ff fd5f 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001dee:	2012      	movs	r0, #18
 8001df0:	f7ff fd5c 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001df4:	2081      	movs	r0, #129	@ 0x81
 8001df6:	f7ff fd59 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001dfa:	20e8      	movs	r0, #232	@ 0xe8
 8001dfc:	f7ff fd46 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001e00:	2085      	movs	r0, #133	@ 0x85
 8001e02:	f7ff fd53 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e06:	2010      	movs	r0, #16
 8001e08:	f7ff fd50 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001e0c:	207a      	movs	r0, #122	@ 0x7a
 8001e0e:	f7ff fd4d 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001e12:	20cb      	movs	r0, #203	@ 0xcb
 8001e14:	f7ff fd3a 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001e18:	2039      	movs	r0, #57	@ 0x39
 8001e1a:	f7ff fd47 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001e1e:	202c      	movs	r0, #44	@ 0x2c
 8001e20:	f7ff fd44 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e24:	2000      	movs	r0, #0
 8001e26:	f7ff fd41 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001e2a:	2034      	movs	r0, #52	@ 0x34
 8001e2c:	f7ff fd3e 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001e30:	2002      	movs	r0, #2
 8001e32:	f7ff fd3b 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001e36:	20f7      	movs	r0, #247	@ 0xf7
 8001e38:	f7ff fd28 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001e3c:	2020      	movs	r0, #32
 8001e3e:	f7ff fd35 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001e42:	20ea      	movs	r0, #234	@ 0xea
 8001e44:	f7ff fd22 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f7ff fd2f 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e4e:	2000      	movs	r0, #0
 8001e50:	f7ff fd2c 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001e54:	20c0      	movs	r0, #192	@ 0xc0
 8001e56:	f7ff fd19 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001e5a:	201b      	movs	r0, #27
 8001e5c:	f7ff fd26 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001e60:	20c1      	movs	r0, #193	@ 0xc1
 8001e62:	f7ff fd13 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001e66:	2001      	movs	r0, #1
 8001e68:	f7ff fd20 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001e6c:	20c5      	movs	r0, #197	@ 0xc5
 8001e6e:	f7ff fd0d 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001e72:	2030      	movs	r0, #48	@ 0x30
 8001e74:	f7ff fd1a 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001e78:	2030      	movs	r0, #48	@ 0x30
 8001e7a:	f7ff fd17 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001e7e:	20c7      	movs	r0, #199	@ 0xc7
 8001e80:	f7ff fd04 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001e84:	20b7      	movs	r0, #183	@ 0xb7
 8001e86:	f7ff fd11 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001e8a:	2036      	movs	r0, #54	@ 0x36
 8001e8c:	f7ff fcfe 	bl	800188c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001e90:	2008      	movs	r0, #8
 8001e92:	f7ff fd0b 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001e96:	203a      	movs	r0, #58	@ 0x3a
 8001e98:	f7ff fcf8 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001e9c:	2055      	movs	r0, #85	@ 0x55
 8001e9e:	f7ff fd05 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001ea2:	20b1      	movs	r0, #177	@ 0xb1
 8001ea4:	f7ff fcf2 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f7ff fcff 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001eae:	201a      	movs	r0, #26
 8001eb0:	f7ff fcfc 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001eb4:	20b6      	movs	r0, #182	@ 0xb6
 8001eb6:	f7ff fce9 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001eba:	200a      	movs	r0, #10
 8001ebc:	f7ff fcf6 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001ec0:	20a2      	movs	r0, #162	@ 0xa2
 8001ec2:	f7ff fcf3 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001ec6:	20f2      	movs	r0, #242	@ 0xf2
 8001ec8:	f7ff fce0 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f7ff fced 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001ed2:	2026      	movs	r0, #38	@ 0x26
 8001ed4:	f7ff fcda 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001ed8:	2001      	movs	r0, #1
 8001eda:	f7ff fce7 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001ede:	20e0      	movs	r0, #224	@ 0xe0
 8001ee0:	f7ff fcd4 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001ee4:	200f      	movs	r0, #15
 8001ee6:	f7ff fce1 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001eea:	202a      	movs	r0, #42	@ 0x2a
 8001eec:	f7ff fcde 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001ef0:	2028      	movs	r0, #40	@ 0x28
 8001ef2:	f7ff fcdb 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001ef6:	2008      	movs	r0, #8
 8001ef8:	f7ff fcd8 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001efc:	200e      	movs	r0, #14
 8001efe:	f7ff fcd5 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f02:	2008      	movs	r0, #8
 8001f04:	f7ff fcd2 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001f08:	2054      	movs	r0, #84	@ 0x54
 8001f0a:	f7ff fccf 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001f0e:	20a9      	movs	r0, #169	@ 0xa9
 8001f10:	f7ff fccc 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001f14:	2043      	movs	r0, #67	@ 0x43
 8001f16:	f7ff fcc9 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001f1a:	200a      	movs	r0, #10
 8001f1c:	f7ff fcc6 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f20:	200f      	movs	r0, #15
 8001f22:	f7ff fcc3 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f26:	2000      	movs	r0, #0
 8001f28:	f7ff fcc0 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	f7ff fcbd 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f32:	2000      	movs	r0, #0
 8001f34:	f7ff fcba 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f7ff fcb7 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001f3e:	20e1      	movs	r0, #225	@ 0xe1
 8001f40:	f7ff fca4 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f7ff fcb1 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001f4a:	2015      	movs	r0, #21
 8001f4c:	f7ff fcae 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001f50:	2017      	movs	r0, #23
 8001f52:	f7ff fcab 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001f56:	2007      	movs	r0, #7
 8001f58:	f7ff fca8 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001f5c:	2011      	movs	r0, #17
 8001f5e:	f7ff fca5 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001f62:	2006      	movs	r0, #6
 8001f64:	f7ff fca2 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001f68:	202b      	movs	r0, #43	@ 0x2b
 8001f6a:	f7ff fc9f 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001f6e:	2056      	movs	r0, #86	@ 0x56
 8001f70:	f7ff fc9c 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001f74:	203c      	movs	r0, #60	@ 0x3c
 8001f76:	f7ff fc99 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001f7a:	2005      	movs	r0, #5
 8001f7c:	f7ff fc96 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001f80:	2010      	movs	r0, #16
 8001f82:	f7ff fc93 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f86:	200f      	movs	r0, #15
 8001f88:	f7ff fc90 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001f8c:	203f      	movs	r0, #63	@ 0x3f
 8001f8e:	f7ff fc8d 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001f92:	203f      	movs	r0, #63	@ 0x3f
 8001f94:	f7ff fc8a 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f98:	200f      	movs	r0, #15
 8001f9a:	f7ff fc87 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001f9e:	202b      	movs	r0, #43	@ 0x2b
 8001fa0:	f7ff fc74 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f7ff fc81 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001faa:	2000      	movs	r0, #0
 8001fac:	f7ff fc7e 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	f7ff fc7b 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001fb6:	203f      	movs	r0, #63	@ 0x3f
 8001fb8:	f7ff fc78 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001fbc:	202a      	movs	r0, #42	@ 0x2a
 8001fbe:	f7ff fc65 	bl	800188c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	f7ff fc72 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f7ff fc6f 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f7ff fc6c 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001fd4:	20ef      	movs	r0, #239	@ 0xef
 8001fd6:	f7ff fc69 	bl	80018ac <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001fda:	2011      	movs	r0, #17
 8001fdc:	f7ff fc56 	bl	800188c <LCD_WR_REG>
	HAL_Delay(120);
 8001fe0:	2078      	movs	r0, #120	@ 0x78
 8001fe2:	f001 f807 	bl	8002ff4 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001fe6:	2029      	movs	r0, #41	@ 0x29
 8001fe8:	f7ff fc50 	bl	800188c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001fec:	2201      	movs	r2, #1
 8001fee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ff2:	4804      	ldr	r0, [pc, #16]	@ (8002004 <lcd_init+0x2bc>)
 8001ff4:	f002 fae4 	bl	80045c0 <HAL_GPIO_WritePin>
}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40020800 	.word	0x40020800
 8002000:	2000036c 	.word	0x2000036c
 8002004:	40020000 	.word	0x40020000

08002008 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002008:	b590      	push	{r4, r7, lr}
 800200a:	b08b      	sub	sp, #44	@ 0x2c
 800200c:	af04      	add	r7, sp, #16
 800200e:	60ba      	str	r2, [r7, #8]
 8002010:	461a      	mov	r2, r3
 8002012:	4603      	mov	r3, r0
 8002014:	81fb      	strh	r3, [r7, #14]
 8002016:	460b      	mov	r3, r1
 8002018:	81bb      	strh	r3, [r7, #12]
 800201a:	4613      	mov	r3, r2
 800201c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800201e:	89fb      	ldrh	r3, [r7, #14]
 8002020:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8002022:	2300      	movs	r3, #0
 8002024:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002026:	e048      	b.n	80020ba <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002028:	7dfb      	ldrb	r3, [r7, #23]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d145      	bne.n	80020ba <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800202e:	89fa      	ldrh	r2, [r7, #14]
 8002030:	4b26      	ldr	r3, [pc, #152]	@ (80020cc <lcd_ShowStr+0xc4>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800203a:	085b      	lsrs	r3, r3, #1
 800203c:	b2db      	uxtb	r3, r3
 800203e:	1acb      	subs	r3, r1, r3
 8002040:	429a      	cmp	r2, r3
 8002042:	dc3f      	bgt.n	80020c4 <lcd_ShowStr+0xbc>
 8002044:	89ba      	ldrh	r2, [r7, #12]
 8002046:	4b21      	ldr	r3, [pc, #132]	@ (80020cc <lcd_ShowStr+0xc4>)
 8002048:	885b      	ldrh	r3, [r3, #2]
 800204a:	4619      	mov	r1, r3
 800204c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002050:	1acb      	subs	r3, r1, r3
 8002052:	429a      	cmp	r2, r3
 8002054:	dc36      	bgt.n	80020c4 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b80      	cmp	r3, #128	@ 0x80
 800205c:	d902      	bls.n	8002064 <lcd_ShowStr+0x5c>
 800205e:	2301      	movs	r3, #1
 8002060:	75fb      	strb	r3, [r7, #23]
 8002062:	e02a      	b.n	80020ba <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b0d      	cmp	r3, #13
 800206a:	d10b      	bne.n	8002084 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 800206c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002070:	b29a      	uxth	r2, r3
 8002072:	89bb      	ldrh	r3, [r7, #12]
 8002074:	4413      	add	r3, r2
 8002076:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002078:	8abb      	ldrh	r3, [r7, #20]
 800207a:	81fb      	strh	r3, [r7, #14]
					str++;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	3301      	adds	r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	e017      	b.n	80020b4 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	781a      	ldrb	r2, [r3, #0]
 8002088:	88fc      	ldrh	r4, [r7, #6]
 800208a:	89b9      	ldrh	r1, [r7, #12]
 800208c:	89f8      	ldrh	r0, [r7, #14]
 800208e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002092:	9302      	str	r3, [sp, #8]
 8002094:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	4623      	mov	r3, r4
 80020a0:	f7ff fcbc 	bl	8001a1c <lcd_ShowChar>
					x+=sizey/2;
 80020a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	461a      	mov	r2, r3
 80020ae:	89fb      	ldrh	r3, [r7, #14]
 80020b0:	4413      	add	r3, r2
 80020b2:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3301      	adds	r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1b2      	bne.n	8002028 <lcd_ShowStr+0x20>
 80020c2:	e000      	b.n	80020c6 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80020c4:	bf00      	nop
			}
		}
	}
}
 80020c6:	371c      	adds	r7, #28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	2000036c 	.word	0x2000036c

080020d0 <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80020d4:	4b3f      	ldr	r3, [pc, #252]	@ (80021d4 <led7_Scan+0x104>)
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	b29a      	uxth	r2, r3
 80020dc:	4b3d      	ldr	r3, [pc, #244]	@ (80021d4 <led7_Scan+0x104>)
 80020de:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80020e0:	4b3d      	ldr	r3, [pc, #244]	@ (80021d8 <led7_Scan+0x108>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a3d      	ldr	r2, [pc, #244]	@ (80021dc <led7_Scan+0x10c>)
 80020e6:	5cd3      	ldrb	r3, [r2, r3]
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	021b      	lsls	r3, r3, #8
 80020ec:	b21a      	sxth	r2, r3
 80020ee:	4b39      	ldr	r3, [pc, #228]	@ (80021d4 <led7_Scan+0x104>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	b21b      	sxth	r3, r3
 80020f4:	4313      	orrs	r3, r2
 80020f6:	b21b      	sxth	r3, r3
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	4b36      	ldr	r3, [pc, #216]	@ (80021d4 <led7_Scan+0x104>)
 80020fc:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80020fe:	4b36      	ldr	r3, [pc, #216]	@ (80021d8 <led7_Scan+0x108>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b03      	cmp	r3, #3
 8002104:	d846      	bhi.n	8002194 <led7_Scan+0xc4>
 8002106:	a201      	add	r2, pc, #4	@ (adr r2, 800210c <led7_Scan+0x3c>)
 8002108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210c:	0800211d 	.word	0x0800211d
 8002110:	0800213b 	.word	0x0800213b
 8002114:	08002159 	.word	0x08002159
 8002118:	08002177 	.word	0x08002177
	case 0:
		spi_buffer |= 0x00b0;
 800211c:	4b2d      	ldr	r3, [pc, #180]	@ (80021d4 <led7_Scan+0x104>)
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002124:	b29a      	uxth	r2, r3
 8002126:	4b2b      	ldr	r3, [pc, #172]	@ (80021d4 <led7_Scan+0x104>)
 8002128:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800212a:	4b2a      	ldr	r3, [pc, #168]	@ (80021d4 <led7_Scan+0x104>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002132:	b29a      	uxth	r2, r3
 8002134:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <led7_Scan+0x104>)
 8002136:	801a      	strh	r2, [r3, #0]
		break;
 8002138:	e02d      	b.n	8002196 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800213a:	4b26      	ldr	r3, [pc, #152]	@ (80021d4 <led7_Scan+0x104>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8002142:	b29a      	uxth	r2, r3
 8002144:	4b23      	ldr	r3, [pc, #140]	@ (80021d4 <led7_Scan+0x104>)
 8002146:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002148:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <led7_Scan+0x104>)
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	f023 0320 	bic.w	r3, r3, #32
 8002150:	b29a      	uxth	r2, r3
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <led7_Scan+0x104>)
 8002154:	801a      	strh	r2, [r3, #0]
		break;
 8002156:	e01e      	b.n	8002196 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002158:	4b1e      	ldr	r3, [pc, #120]	@ (80021d4 <led7_Scan+0x104>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002160:	b29a      	uxth	r2, r3
 8002162:	4b1c      	ldr	r3, [pc, #112]	@ (80021d4 <led7_Scan+0x104>)
 8002164:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002166:	4b1b      	ldr	r3, [pc, #108]	@ (80021d4 <led7_Scan+0x104>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	f023 0310 	bic.w	r3, r3, #16
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b18      	ldr	r3, [pc, #96]	@ (80021d4 <led7_Scan+0x104>)
 8002172:	801a      	strh	r2, [r3, #0]
		break;
 8002174:	e00f      	b.n	8002196 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002176:	4b17      	ldr	r3, [pc, #92]	@ (80021d4 <led7_Scan+0x104>)
 8002178:	881b      	ldrh	r3, [r3, #0]
 800217a:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800217e:	b29a      	uxth	r2, r3
 8002180:	4b14      	ldr	r3, [pc, #80]	@ (80021d4 <led7_Scan+0x104>)
 8002182:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002184:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <led7_Scan+0x104>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800218c:	b29a      	uxth	r2, r3
 800218e:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <led7_Scan+0x104>)
 8002190:	801a      	strh	r2, [r3, #0]
		break;
 8002192:	e000      	b.n	8002196 <led7_Scan+0xc6>
	default:
		break;
 8002194:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002196:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <led7_Scan+0x108>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	3301      	adds	r3, #1
 800219c:	425a      	negs	r2, r3
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	f002 0203 	and.w	r2, r2, #3
 80021a6:	bf58      	it	pl
 80021a8:	4253      	negpl	r3, r2
 80021aa:	4a0b      	ldr	r2, [pc, #44]	@ (80021d8 <led7_Scan+0x108>)
 80021ac:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	2140      	movs	r1, #64	@ 0x40
 80021b2:	480b      	ldr	r0, [pc, #44]	@ (80021e0 <led7_Scan+0x110>)
 80021b4:	f002 fa04 	bl	80045c0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80021b8:	2301      	movs	r3, #1
 80021ba:	2202      	movs	r2, #2
 80021bc:	4905      	ldr	r1, [pc, #20]	@ (80021d4 <led7_Scan+0x104>)
 80021be:	4809      	ldr	r0, [pc, #36]	@ (80021e4 <led7_Scan+0x114>)
 80021c0:	f003 f87d 	bl	80052be <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80021c4:	2201      	movs	r2, #1
 80021c6:	2140      	movs	r1, #64	@ 0x40
 80021c8:	4805      	ldr	r0, [pc, #20]	@ (80021e0 <led7_Scan+0x110>)
 80021ca:	f002 f9f9 	bl	80045c0 <HAL_GPIO_WritePin>
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000004 	.word	0x20000004
 80021d8:	20000374 	.word	0x20000374
 80021dc:	20000000 	.word	0x20000000
 80021e0:	40021800 	.word	0x40021800
 80021e4:	20000390 	.word	0x20000390

080021e8 <test_Esp>:
	} else {
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
	}
}

void test_Esp(){
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af04      	add	r7, sp, #16
	if(uart_EspCheck() == 0) uart_EspSendBytes("o", 1);
 80021ee:	f000 fd75 	bl	8002cdc <uart_EspCheck>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d104      	bne.n	8002202 <test_Esp+0x1a>
 80021f8:	2101      	movs	r1, #1
 80021fa:	480a      	ldr	r0, [pc, #40]	@ (8002224 <test_Esp+0x3c>)
 80021fc:	f000 fd12 	bl	8002c24 <uart_EspSendBytes>
	else lcd_ShowStr(10, 50, "ESP Connect", GREEN, BLACK, 24, 0);
}
 8002200:	e00c      	b.n	800221c <test_Esp+0x34>
	else lcd_ShowStr(10, 50, "ESP Connect", GREEN, BLACK, 24, 0);
 8002202:	2300      	movs	r3, #0
 8002204:	9302      	str	r3, [sp, #8]
 8002206:	2318      	movs	r3, #24
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	2300      	movs	r3, #0
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002212:	4a05      	ldr	r2, [pc, #20]	@ (8002228 <test_Esp+0x40>)
 8002214:	2132      	movs	r1, #50	@ 0x32
 8002216:	200a      	movs	r0, #10
 8002218:	f7ff fef6 	bl	8002008 <lcd_ShowStr>
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	0800c668 	.word	0x0800c668
 8002228:	0800c66c 	.word	0x0800c66c

0800222c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002230:	f000 fe6e 	bl	8002f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002234:	f000 f82c 	bl	8002290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002238:	f7ff f978 	bl	800152c <MX_GPIO_Init>
  MX_TIM2_Init();
 800223c:	f000 fba8 	bl	8002990 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002240:	f000 f980 	bl	8002544 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002244:	f7ff f8a2 	bl	800138c <MX_FSMC_Init>
  MX_I2C1_Init();
 8002248:	f7ff faaa 	bl	80017a0 <MX_I2C1_Init>
  MX_TIM13_Init();
 800224c:	f000 fbec 	bl	8002a28 <MX_TIM13_Init>
  MX_DMA_Init();
 8002250:	f7ff f87c 	bl	800134c <MX_DMA_Init>
  MX_ADC1_Init();
 8002254:	f7fe fee4 	bl	8001020 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002258:	f000 fb4a 	bl	80028f0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800225c:	f000 fd78 	bl	8002d50 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002260:	f000 fd4c 	bl	8002cfc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002264:	f000 f87e 	bl	8002364 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 lcd_Clear(BLACK);
 8002268:	2000      	movs	r0, #0
 800226a:	f7ff fb8d 	bl	8001988 <lcd_Clear>
// setTimer2(50);
// uart_init_rs232();
 while (1)
  {
	  // 50ms task
	 if(flag_timer2 == 1)
 800226e:	4b07      	ldr	r3, [pc, #28]	@ (800228c <main+0x60>)
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d1fb      	bne.n	800226e <main+0x42>
	 {
		  flag_timer2 = 0;
 8002276:	4b05      	ldr	r3, [pc, #20]	@ (800228c <main+0x60>)
 8002278:	2200      	movs	r2, #0
 800227a:	801a      	strh	r2, [r3, #0]

		  button_Scan();
 800227c:	f7fe fffa 	bl	8001274 <button_Scan>
		  test_Esp();
 8002280:	f7ff ffb2 	bl	80021e8 <test_Esp>
		  sendTemp();
 8002284:	f000 f880 	bl	8002388 <sendTemp>
	 if(flag_timer2 == 1)
 8002288:	e7f1      	b.n	800226e <main+0x42>
 800228a:	bf00      	nop
 800228c:	2000038a 	.word	0x2000038a

08002290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b094      	sub	sp, #80	@ 0x50
 8002294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002296:	f107 0320 	add.w	r3, r7, #32
 800229a:	2230      	movs	r2, #48	@ 0x30
 800229c:	2100      	movs	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f006 fdf5 	bl	8008e8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022a4:	f107 030c 	add.w	r3, r7, #12
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022b4:	2300      	movs	r3, #0
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	4b28      	ldr	r3, [pc, #160]	@ (800235c <SystemClock_Config+0xcc>)
 80022ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022bc:	4a27      	ldr	r2, [pc, #156]	@ (800235c <SystemClock_Config+0xcc>)
 80022be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80022c4:	4b25      	ldr	r3, [pc, #148]	@ (800235c <SystemClock_Config+0xcc>)
 80022c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022d0:	2300      	movs	r3, #0
 80022d2:	607b      	str	r3, [r7, #4]
 80022d4:	4b22      	ldr	r3, [pc, #136]	@ (8002360 <SystemClock_Config+0xd0>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a21      	ldr	r2, [pc, #132]	@ (8002360 <SystemClock_Config+0xd0>)
 80022da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002360 <SystemClock_Config+0xd0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022ec:	2302      	movs	r3, #2
 80022ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022f0:	2301      	movs	r3, #1
 80022f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022f4:	2310      	movs	r3, #16
 80022f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022f8:	2302      	movs	r3, #2
 80022fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022fc:	2300      	movs	r3, #0
 80022fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002300:	2308      	movs	r3, #8
 8002302:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002304:	23a8      	movs	r3, #168	@ 0xa8
 8002306:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002308:	2302      	movs	r3, #2
 800230a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800230c:	2304      	movs	r3, #4
 800230e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002310:	f107 0320 	add.w	r3, r7, #32
 8002314:	4618      	mov	r0, r3
 8002316:	f002 fab1 	bl	800487c <HAL_RCC_OscConfig>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002320:	f000 f88a 	bl	8002438 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002324:	230f      	movs	r3, #15
 8002326:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002328:	2302      	movs	r3, #2
 800232a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002330:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002334:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002336:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800233a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800233c:	f107 030c 	add.w	r3, r7, #12
 8002340:	2105      	movs	r1, #5
 8002342:	4618      	mov	r0, r3
 8002344:	f002 fd12 	bl	8004d6c <HAL_RCC_ClockConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800234e:	f000 f873 	bl	8002438 <Error_Handler>
  }
}
 8002352:	bf00      	nop
 8002354:	3750      	adds	r7, #80	@ 0x50
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	40007000 	.word	0x40007000

08002364 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	  timer_init();
 8002368:	f000 f898 	bl	800249c <timer_init>
	  button_init();
 800236c:	f7fe ff76 	bl	800125c <button_init>
	  lcd_init();
 8002370:	f7ff fcea 	bl	8001d48 <lcd_init>
	  uart_init_esp();
 8002374:	f000 fc40 	bl	8002bf8 <uart_init_esp>
	  setTimer2(50);
 8002378:	2032      	movs	r0, #50	@ 0x32
 800237a:	f000 f89d 	bl	80024b8 <setTimer2>
	  uart_init_rs232();
 800237e:	f000 fc2d 	bl	8002bdc <uart_init_rs232>
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <sendTemp>:
//void floatToString(float value, char *buffer, int decimalPlaces) {
//    // Format the float value into the buffer with specified decimal places
//    sprintf(buffer, "%.*f", decimalPlaces, value);
//}
void sendTemp()
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b092      	sub	sp, #72	@ 0x48
 800238c:	af04      	add	r7, sp, #16

	count=(count+1)%600;
 800238e:	4b26      	ldr	r3, [pc, #152]	@ (8002428 <sendTemp+0xa0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	4b25      	ldr	r3, [pc, #148]	@ (800242c <sendTemp+0xa4>)
 8002396:	fb83 1302 	smull	r1, r3, r3, r2
 800239a:	1199      	asrs	r1, r3, #6
 800239c:	17d3      	asrs	r3, r2, #31
 800239e:	1acb      	subs	r3, r1, r3
 80023a0:	f44f 7116 	mov.w	r1, #600	@ 0x258
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002428 <sendTemp+0xa0>)
 80023ac:	6013      	str	r3, [r2, #0]
	if(count==0){
 80023ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002428 <sendTemp+0xa0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d133      	bne.n	800241e <sendTemp+0x96>
		sensor_Read();
 80023b6:	f000 f845 	bl	8002444 <sensor_Read>
		float value = sensor_GetTemperature();
 80023ba:	f000 f851 	bl	8002460 <sensor_GetTemperature>
 80023be:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
	char tempMessage[50];
	lcd_ShowStr(100, 180, "Temperature: ", WHITE, BLACK, 18, 0);
 80023c2:	2300      	movs	r3, #0
 80023c4:	9302      	str	r3, [sp, #8]
 80023c6:	2312      	movs	r3, #18
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	2300      	movs	r3, #0
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023d2:	4a17      	ldr	r2, [pc, #92]	@ (8002430 <sendTemp+0xa8>)
 80023d4:	21b4      	movs	r1, #180	@ 0xb4
 80023d6:	2064      	movs	r0, #100	@ 0x64
 80023d8:	f7ff fe16 	bl	8002008 <lcd_ShowStr>
	lcd_ShowFloatNum(130, 180,value, 4, RED, BLACK, 16);
 80023dc:	2310      	movs	r3, #16
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	2300      	movs	r3, #0
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80023e8:	2204      	movs	r2, #4
 80023ea:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80023ee:	21b4      	movs	r1, #180	@ 0xb4
 80023f0:	2082      	movs	r0, #130	@ 0x82
 80023f2:	f7ff fbff 	bl	8001bf4 <lcd_ShowFloatNum>
		sprintf(tempMessage, "!TEMP:%.2f#", value);
 80023f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80023f8:	f7fe f8a6 	bl	8000548 <__aeabi_f2d>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4638      	mov	r0, r7
 8002402:	490c      	ldr	r1, [pc, #48]	@ (8002434 <sendTemp+0xac>)
 8002404:	f006 fcde 	bl	8008dc4 <siprintf>
		 uart_EspSendBytes((uint8_t *)tempMessage, strlen(tempMessage));
 8002408:	463b      	mov	r3, r7
 800240a:	4618      	mov	r0, r3
 800240c:	f7fd ff30 	bl	8000270 <strlen>
 8002410:	4603      	mov	r3, r0
 8002412:	b29a      	uxth	r2, r3
 8002414:	463b      	mov	r3, r7
 8002416:	4611      	mov	r1, r2
 8002418:	4618      	mov	r0, r3
 800241a:	f000 fc03 	bl	8002c24 <uart_EspSendBytes>
	}
}
 800241e:	bf00      	nop
 8002420:	3738      	adds	r7, #56	@ 0x38
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	2000037c 	.word	0x2000037c
 800242c:	1b4e81b5 	.word	0x1b4e81b5
 8002430:	0800c678 	.word	0x0800c678
 8002434:	0800c688 	.word	0x0800c688

08002438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800243c:	b672      	cpsid	i
}
 800243e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002440:	bf00      	nop
 8002442:	e7fd      	b.n	8002440 <Error_Handler+0x8>

08002444 <sensor_Read>:

void sensor_init(){
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
}

void sensor_Read(){
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8002448:	2205      	movs	r2, #5
 800244a:	4903      	ldr	r1, [pc, #12]	@ (8002458 <sensor_Read+0x14>)
 800244c:	4803      	ldr	r0, [pc, #12]	@ (800245c <sensor_Read+0x18>)
 800244e:	f000 fe39 	bl	80030c4 <HAL_ADC_Start_DMA>
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000380 	.word	0x20000380
 800245c:	200001f8 	.word	0x200001f8

08002460 <sensor_GetTemperature>:

float sensor_GetCurrent(){
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
}

float sensor_GetTemperature(){
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 8002464:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <sensor_GetTemperature+0x30>)
 8002466:	891b      	ldrh	r3, [r3, #8]
 8002468:	ee07 3a90 	vmov	s15, r3
 800246c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002470:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002494 <sensor_GetTemperature+0x34>
 8002474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002478:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002498 <sensor_GetTemperature+0x38>
 800247c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002480:	eef0 7a66 	vmov.f32	s15, s13
}
 8002484:	eeb0 0a67 	vmov.f32	s0, s15
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	20000380 	.word	0x20000380
 8002494:	43a50000 	.word	0x43a50000
 8002498:	457ff000 	.word	0x457ff000

0800249c <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80024a0:	4803      	ldr	r0, [pc, #12]	@ (80024b0 <timer_init+0x14>)
 80024a2:	f003 fd27 	bl	8005ef4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 80024a6:	4803      	ldr	r0, [pc, #12]	@ (80024b4 <timer_init+0x18>)
 80024a8:	f003 fcbc 	bl	8005e24 <HAL_TIM_Base_Start>
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000434 	.word	0x20000434
 80024b4:	200003ec 	.word	0x200003ec

080024b8 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80024c2:	4a08      	ldr	r2, [pc, #32]	@ (80024e4 <setTimer2+0x2c>)
 80024c4:	88fb      	ldrh	r3, [r7, #6]
 80024c6:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80024c8:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <setTimer2+0x2c>)
 80024ca:	881a      	ldrh	r2, [r3, #0]
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <setTimer2+0x30>)
 80024ce:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <setTimer2+0x34>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	801a      	strh	r2, [r3, #0]
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	2000038e 	.word	0x2000038e
 80024e8:	2000038c 	.word	0x2000038c
 80024ec:	2000038a 	.word	0x2000038a

080024f0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002500:	d116      	bne.n	8002530 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002502:	4b0d      	ldr	r3, [pc, #52]	@ (8002538 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d010      	beq.n	800252c <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800250a:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800250c:	881b      	ldrh	r3, [r3, #0]
 800250e:	3b01      	subs	r3, #1
 8002510:	b29a      	uxth	r2, r3
 8002512:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002514:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002516:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d106      	bne.n	800252c <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002520:	2201      	movs	r2, #1
 8002522:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002524:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002526:	881a      	ldrh	r2, [r3, #0]
 8002528:	4b03      	ldr	r3, [pc, #12]	@ (8002538 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800252a:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 800252c:	f7ff fdd0 	bl	80020d0 <led7_Scan>
	}
}
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	2000038c 	.word	0x2000038c
 800253c:	2000038a 	.word	0x2000038a
 8002540:	2000038e 	.word	0x2000038e

08002544 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002548:	4b17      	ldr	r3, [pc, #92]	@ (80025a8 <MX_SPI1_Init+0x64>)
 800254a:	4a18      	ldr	r2, [pc, #96]	@ (80025ac <MX_SPI1_Init+0x68>)
 800254c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800254e:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002550:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002554:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002556:	4b14      	ldr	r3, [pc, #80]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800255c:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <MX_SPI1_Init+0x64>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002562:	4b11      	ldr	r3, [pc, #68]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002568:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <MX_SPI1_Init+0x64>)
 800256a:	2200      	movs	r2, #0
 800256c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800256e:	4b0e      	ldr	r3, [pc, #56]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002570:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002574:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002576:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002578:	2200      	movs	r2, #0
 800257a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800257c:	4b0a      	ldr	r3, [pc, #40]	@ (80025a8 <MX_SPI1_Init+0x64>)
 800257e:	2200      	movs	r2, #0
 8002580:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002582:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002584:	2200      	movs	r2, #0
 8002586:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002588:	4b07      	ldr	r3, [pc, #28]	@ (80025a8 <MX_SPI1_Init+0x64>)
 800258a:	2200      	movs	r2, #0
 800258c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002590:	220a      	movs	r2, #10
 8002592:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002594:	4804      	ldr	r0, [pc, #16]	@ (80025a8 <MX_SPI1_Init+0x64>)
 8002596:	f002 fe09 	bl	80051ac <HAL_SPI_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025a0:	f7ff ff4a 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025a4:	bf00      	nop
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000390 	.word	0x20000390
 80025ac:	40013000 	.word	0x40013000

080025b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	@ 0x28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a19      	ldr	r2, [pc, #100]	@ (8002634 <HAL_SPI_MspInit+0x84>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d12b      	bne.n	800262a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
 80025d6:	4b18      	ldr	r3, [pc, #96]	@ (8002638 <HAL_SPI_MspInit+0x88>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	4a17      	ldr	r2, [pc, #92]	@ (8002638 <HAL_SPI_MspInit+0x88>)
 80025dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80025e2:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <HAL_SPI_MspInit+0x88>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	4b11      	ldr	r3, [pc, #68]	@ (8002638 <HAL_SPI_MspInit+0x88>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a10      	ldr	r2, [pc, #64]	@ (8002638 <HAL_SPI_MspInit+0x88>)
 80025f8:	f043 0302 	orr.w	r3, r3, #2
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <HAL_SPI_MspInit+0x88>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800260a:	2338      	movs	r3, #56	@ 0x38
 800260c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260e:	2302      	movs	r3, #2
 8002610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002616:	2303      	movs	r3, #3
 8002618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800261a:	2305      	movs	r3, #5
 800261c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800261e:	f107 0314 	add.w	r3, r7, #20
 8002622:	4619      	mov	r1, r3
 8002624:	4805      	ldr	r0, [pc, #20]	@ (800263c <HAL_SPI_MspInit+0x8c>)
 8002626:	f001 fe2f 	bl	8004288 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800262a:	bf00      	nop
 800262c:	3728      	adds	r7, #40	@ 0x28
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40013000 	.word	0x40013000
 8002638:	40023800 	.word	0x40023800
 800263c:	40020400 	.word	0x40020400

08002640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	4b10      	ldr	r3, [pc, #64]	@ (800268c <HAL_MspInit+0x4c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264e:	4a0f      	ldr	r2, [pc, #60]	@ (800268c <HAL_MspInit+0x4c>)
 8002650:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002654:	6453      	str	r3, [r2, #68]	@ 0x44
 8002656:	4b0d      	ldr	r3, [pc, #52]	@ (800268c <HAL_MspInit+0x4c>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265e:	607b      	str	r3, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	4b09      	ldr	r3, [pc, #36]	@ (800268c <HAL_MspInit+0x4c>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	4a08      	ldr	r2, [pc, #32]	@ (800268c <HAL_MspInit+0x4c>)
 800266c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002670:	6413      	str	r3, [r2, #64]	@ 0x40
 8002672:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_MspInit+0x4c>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800

08002690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002694:	bf00      	nop
 8002696:	e7fd      	b.n	8002694 <NMI_Handler+0x4>

08002698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800269c:	bf00      	nop
 800269e:	e7fd      	b.n	800269c <HardFault_Handler+0x4>

080026a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a4:	bf00      	nop
 80026a6:	e7fd      	b.n	80026a4 <MemManage_Handler+0x4>

080026a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ac:	bf00      	nop
 80026ae:	e7fd      	b.n	80026ac <BusFault_Handler+0x4>

080026b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026b4:	bf00      	nop
 80026b6:	e7fd      	b.n	80026b4 <UsageFault_Handler+0x4>

080026b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e6:	f000 fc65 	bl	8002fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026f4:	4802      	ldr	r0, [pc, #8]	@ (8002700 <TIM2_IRQHandler+0x10>)
 80026f6:	f003 fcc6 	bl	8006086 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	20000434 	.word	0x20000434

08002704 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002708:	4802      	ldr	r0, [pc, #8]	@ (8002714 <USART1_IRQHandler+0x10>)
 800270a:	f004 fc01 	bl	8006f10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200004c8 	.word	0x200004c8

08002718 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800271c:	4802      	ldr	r0, [pc, #8]	@ (8002728 <USART2_IRQHandler+0x10>)
 800271e:	f004 fbf7 	bl	8006f10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	2000050c 	.word	0x2000050c

0800272c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002730:	4802      	ldr	r0, [pc, #8]	@ (800273c <DMA2_Stream0_IRQHandler+0x10>)
 8002732:	f001 fb3f 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000240 	.word	0x20000240

08002740 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
	return 1;
 8002744:	2301      	movs	r3, #1
}
 8002746:	4618      	mov	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <_kill>:

int _kill(int pid, int sig)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800275a:	f006 fbeb 	bl	8008f34 <__errno>
 800275e:	4603      	mov	r3, r0
 8002760:	2216      	movs	r2, #22
 8002762:	601a      	str	r2, [r3, #0]
	return -1;
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002768:	4618      	mov	r0, r3
 800276a:	3708      	adds	r7, #8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <_exit>:

void _exit (int status)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002778:	f04f 31ff 	mov.w	r1, #4294967295
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f7ff ffe7 	bl	8002750 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002782:	bf00      	nop
 8002784:	e7fd      	b.n	8002782 <_exit+0x12>

08002786 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b086      	sub	sp, #24
 800278a:	af00      	add	r7, sp, #0
 800278c:	60f8      	str	r0, [r7, #12]
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	e00a      	b.n	80027ae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002798:	f3af 8000 	nop.w
 800279c:	4601      	mov	r1, r0
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	60ba      	str	r2, [r7, #8]
 80027a4:	b2ca      	uxtb	r2, r1
 80027a6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	3301      	adds	r3, #1
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	dbf0      	blt.n	8002798 <_read+0x12>
	}

return len;
 80027b6:	687b      	ldr	r3, [r7, #4]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
 80027d0:	e009      	b.n	80027e6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	1c5a      	adds	r2, r3, #1
 80027d6:	60ba      	str	r2, [r7, #8]
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	3301      	adds	r3, #1
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	dbf1      	blt.n	80027d2 <_write+0x12>
	}
	return len;
 80027ee:	687b      	ldr	r3, [r7, #4]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_close>:

int _close(int file)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	return -1;
 8002800:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002804:	4618      	mov	r0, r3
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002820:	605a      	str	r2, [r3, #4]
	return 0;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <_isatty>:

int _isatty(int file)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	return 1;
 8002838:	2301      	movs	r3, #1
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002846:	b480      	push	{r7}
 8002848:	b085      	sub	sp, #20
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
	return 0;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002868:	4a14      	ldr	r2, [pc, #80]	@ (80028bc <_sbrk+0x5c>)
 800286a:	4b15      	ldr	r3, [pc, #84]	@ (80028c0 <_sbrk+0x60>)
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002874:	4b13      	ldr	r3, [pc, #76]	@ (80028c4 <_sbrk+0x64>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d102      	bne.n	8002882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800287c:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <_sbrk+0x64>)
 800287e:	4a12      	ldr	r2, [pc, #72]	@ (80028c8 <_sbrk+0x68>)
 8002880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <_sbrk+0x64>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	429a      	cmp	r2, r3
 800288e:	d207      	bcs.n	80028a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002890:	f006 fb50 	bl	8008f34 <__errno>
 8002894:	4603      	mov	r3, r0
 8002896:	220c      	movs	r2, #12
 8002898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
 800289e:	e009      	b.n	80028b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a0:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <_sbrk+0x64>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028a6:	4b07      	ldr	r3, [pc, #28]	@ (80028c4 <_sbrk+0x64>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4413      	add	r3, r2
 80028ae:	4a05      	ldr	r2, [pc, #20]	@ (80028c4 <_sbrk+0x64>)
 80028b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028b2:	68fb      	ldr	r3, [r7, #12]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20020000 	.word	0x20020000
 80028c0:	00000400 	.word	0x00000400
 80028c4:	200003e8 	.word	0x200003e8
 80028c8:	200006a0 	.word	0x200006a0

080028cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <SystemInit+0x20>)
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d6:	4a05      	ldr	r2, [pc, #20]	@ (80028ec <SystemInit+0x20>)
 80028d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e0:	bf00      	nop
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028f6:	f107 0308 	add.w	r3, r7, #8
 80028fa:	2200      	movs	r2, #0
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	605a      	str	r2, [r3, #4]
 8002900:	609a      	str	r2, [r3, #8]
 8002902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002904:	463b      	mov	r3, r7
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800290c:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <MX_TIM1_Init+0x98>)
 800290e:	4a1f      	ldr	r2, [pc, #124]	@ (800298c <MX_TIM1_Init+0x9c>)
 8002910:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002912:	4b1d      	ldr	r3, [pc, #116]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002914:	2253      	movs	r2, #83	@ 0x53
 8002916:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002918:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <MX_TIM1_Init+0x98>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800291e:	4b1a      	ldr	r3, [pc, #104]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002920:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002924:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002926:	4b18      	ldr	r3, [pc, #96]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002928:	2200      	movs	r2, #0
 800292a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800292c:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <MX_TIM1_Init+0x98>)
 800292e:	2200      	movs	r2, #0
 8002930:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002932:	4b15      	ldr	r3, [pc, #84]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002934:	2200      	movs	r2, #0
 8002936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002938:	4813      	ldr	r0, [pc, #76]	@ (8002988 <MX_TIM1_Init+0x98>)
 800293a:	f003 fa23 	bl	8005d84 <HAL_TIM_Base_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002944:	f7ff fd78 	bl	8002438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002948:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800294c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800294e:	f107 0308 	add.w	r3, r7, #8
 8002952:	4619      	mov	r1, r3
 8002954:	480c      	ldr	r0, [pc, #48]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002956:	f003 fd61 	bl	800641c <HAL_TIM_ConfigClockSource>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002960:	f7ff fd6a 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002964:	2300      	movs	r3, #0
 8002966:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002968:	2300      	movs	r3, #0
 800296a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800296c:	463b      	mov	r3, r7
 800296e:	4619      	mov	r1, r3
 8002970:	4805      	ldr	r0, [pc, #20]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002972:	f004 f92d 	bl	8006bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800297c:	f7ff fd5c 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002980:	bf00      	nop
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	200003ec 	.word	0x200003ec
 800298c:	40010000 	.word	0x40010000

08002990 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002996:	f107 0308 	add.w	r3, r7, #8
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	605a      	str	r2, [r3, #4]
 80029a0:	609a      	str	r2, [r3, #8]
 80029a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a4:	463b      	mov	r3, r7
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80029b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029b6:	f240 3247 	movw	r2, #839	@ 0x347
 80029ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029bc:	4b19      	ldr	r3, [pc, #100]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80029c2:	4b18      	ldr	r3, [pc, #96]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029c4:	2263      	movs	r2, #99	@ 0x63
 80029c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c8:	4b16      	ldr	r3, [pc, #88]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ce:	4b15      	ldr	r3, [pc, #84]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029d4:	4813      	ldr	r0, [pc, #76]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029d6:	f003 f9d5 	bl	8005d84 <HAL_TIM_Base_Init>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80029e0:	f7ff fd2a 	bl	8002438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029ea:	f107 0308 	add.w	r3, r7, #8
 80029ee:	4619      	mov	r1, r3
 80029f0:	480c      	ldr	r0, [pc, #48]	@ (8002a24 <MX_TIM2_Init+0x94>)
 80029f2:	f003 fd13 	bl	800641c <HAL_TIM_ConfigClockSource>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80029fc:	f7ff fd1c 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a00:	2300      	movs	r3, #0
 8002a02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a08:	463b      	mov	r3, r7
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4805      	ldr	r0, [pc, #20]	@ (8002a24 <MX_TIM2_Init+0x94>)
 8002a0e:	f004 f8df 	bl	8006bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002a18:	f7ff fd0e 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a1c:	bf00      	nop
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	20000434 	.word	0x20000434

08002a28 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a2e:	1d3b      	adds	r3, r7, #4
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	60da      	str	r2, [r3, #12]
 8002a3a:	611a      	str	r2, [r3, #16]
 8002a3c:	615a      	str	r2, [r3, #20]
 8002a3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002a40:	4b1e      	ldr	r3, [pc, #120]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a42:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac0 <MX_TIM13_Init+0x98>)
 8002a44:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002a46:	4b1d      	ldr	r3, [pc, #116]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a48:	f240 3247 	movw	r2, #839	@ 0x347
 8002a4c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002a54:	4b19      	ldr	r3, [pc, #100]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a56:	2263      	movs	r2, #99	@ 0x63
 8002a58:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a5a:	4b18      	ldr	r3, [pc, #96]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a60:	4b16      	ldr	r3, [pc, #88]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002a66:	4815      	ldr	r0, [pc, #84]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a68:	f003 f98c 	bl	8005d84 <HAL_TIM_Base_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002a72:	f7ff fce1 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002a76:	4811      	ldr	r0, [pc, #68]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a78:	f003 faac 	bl	8005fd4 <HAL_TIM_PWM_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002a82:	f7ff fcd9 	bl	8002438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a86:	2360      	movs	r3, #96	@ 0x60
 8002a88:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a96:	1d3b      	adds	r3, r7, #4
 8002a98:	2200      	movs	r2, #0
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4807      	ldr	r0, [pc, #28]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002a9e:	f003 fbfb 	bl	8006298 <HAL_TIM_PWM_ConfigChannel>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002aa8:	f7ff fcc6 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002aac:	4803      	ldr	r0, [pc, #12]	@ (8002abc <MX_TIM13_Init+0x94>)
 8002aae:	f000 f85b 	bl	8002b68 <HAL_TIM_MspPostInit>

}
 8002ab2:	bf00      	nop
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000047c 	.word	0x2000047c
 8002ac0:	40001c00 	.word	0x40001c00

08002ac4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a22      	ldr	r2, [pc, #136]	@ (8002b5c <HAL_TIM_Base_MspInit+0x98>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d10e      	bne.n	8002af4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	617b      	str	r3, [r7, #20]
 8002ada:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ade:	4a20      	ldr	r2, [pc, #128]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	617b      	str	r3, [r7, #20]
 8002af0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002af2:	e02e      	b.n	8002b52 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002afc:	d116      	bne.n	8002b2c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	4b17      	ldr	r3, [pc, #92]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	4a16      	ldr	r2, [pc, #88]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b0e:	4b14      	ldr	r3, [pc, #80]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	613b      	str	r3, [r7, #16]
 8002b18:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	201c      	movs	r0, #28
 8002b20:	f000 ff79 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b24:	201c      	movs	r0, #28
 8002b26:	f000 ff92 	bl	8003a4e <HAL_NVIC_EnableIRQ>
}
 8002b2a:	e012      	b.n	8002b52 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a0c      	ldr	r2, [pc, #48]	@ (8002b64 <HAL_TIM_Base_MspInit+0xa0>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d10d      	bne.n	8002b52 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002b36:	2300      	movs	r3, #0
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3e:	4a08      	ldr	r2, [pc, #32]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002b40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b46:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <HAL_TIM_Base_MspInit+0x9c>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
}
 8002b52:	bf00      	nop
 8002b54:	3718      	adds	r7, #24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40010000 	.word	0x40010000
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40001c00 	.word	0x40001c00

08002b68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b70:	f107 030c 	add.w	r3, r7, #12
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a12      	ldr	r2, [pc, #72]	@ (8002bd0 <HAL_TIM_MspPostInit+0x68>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d11e      	bne.n	8002bc8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	4b11      	ldr	r3, [pc, #68]	@ (8002bd4 <HAL_TIM_MspPostInit+0x6c>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	4a10      	ldr	r2, [pc, #64]	@ (8002bd4 <HAL_TIM_MspPostInit+0x6c>)
 8002b94:	f043 0320 	orr.w	r3, r3, #32
 8002b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd4 <HAL_TIM_MspPostInit+0x6c>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	f003 0320 	and.w	r3, r3, #32
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002baa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bac:	2302      	movs	r3, #2
 8002bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002bb8:	2309      	movs	r3, #9
 8002bba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002bbc:	f107 030c 	add.w	r3, r7, #12
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4805      	ldr	r0, [pc, #20]	@ (8002bd8 <HAL_TIM_MspPostInit+0x70>)
 8002bc4:	f001 fb60 	bl	8004288 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002bc8:	bf00      	nop
 8002bca:	3720      	adds	r7, #32
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40001c00 	.word	0x40001c00
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40021400 	.word	0x40021400

08002bdc <uart_init_rs232>:
uint8_t msg[100];

uint8_t receive_buffer1 = 0, receive_buffer2 = 0;
uint8_t check_esp = 0;

void uart_init_rs232(){
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002be0:	2201      	movs	r2, #1
 8002be2:	4903      	ldr	r1, [pc, #12]	@ (8002bf0 <uart_init_rs232+0x14>)
 8002be4:	4803      	ldr	r0, [pc, #12]	@ (8002bf4 <uart_init_rs232+0x18>)
 8002be6:	f004 f962 	bl	8006eae <HAL_UART_Receive_IT>
}
 8002bea:	bf00      	nop
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	200004c4 	.word	0x200004c4
 8002bf4:	200004c8 	.word	0x200004c8

08002bf8 <uart_init_esp>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void uart_init_esp(){
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	4906      	ldr	r1, [pc, #24]	@ (8002c18 <uart_init_esp+0x20>)
 8002c00:	4806      	ldr	r0, [pc, #24]	@ (8002c1c <uart_init_esp+0x24>)
 8002c02:	f004 f954 	bl	8006eae <HAL_UART_Receive_IT>
	HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, 1);
 8002c06:	2201      	movs	r2, #1
 8002c08:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c0c:	4804      	ldr	r0, [pc, #16]	@ (8002c20 <uart_init_esp+0x28>)
 8002c0e:	f001 fcd7 	bl	80045c0 <HAL_GPIO_WritePin>
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200004c5 	.word	0x200004c5
 8002c1c:	2000050c 	.word	0x2000050c
 8002c20:	40021400 	.word	0x40021400

08002c24 <uart_EspSendBytes>:

void uart_EspSendBytes(uint8_t* bytes, uint16_t size){
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, bytes, size, 10);
 8002c30:	887a      	ldrh	r2, [r7, #2]
 8002c32:	230a      	movs	r3, #10
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	4803      	ldr	r0, [pc, #12]	@ (8002c44 <uart_EspSendBytes+0x20>)
 8002c38:	f004 f8a7 	bl	8006d8a <HAL_UART_Transmit>
}
 8002c3c:	bf00      	nop
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	2000050c 	.word	0x2000050c

08002c48 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a19      	ldr	r2, [pc, #100]	@ (8002cbc <HAL_UART_RxCpltCallback+0x74>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10a      	bne.n	8002c70 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002c5a:	230a      	movs	r3, #10
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	4918      	ldr	r1, [pc, #96]	@ (8002cc0 <HAL_UART_RxCpltCallback+0x78>)
 8002c60:	4818      	ldr	r0, [pc, #96]	@ (8002cc4 <HAL_UART_RxCpltCallback+0x7c>)
 8002c62:	f004 f892 	bl	8006d8a <HAL_UART_Transmit>

		// turn on the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002c66:	2201      	movs	r2, #1
 8002c68:	4915      	ldr	r1, [pc, #84]	@ (8002cc0 <HAL_UART_RxCpltCallback+0x78>)
 8002c6a:	4816      	ldr	r0, [pc, #88]	@ (8002cc4 <HAL_UART_RxCpltCallback+0x7c>)
 8002c6c:	f004 f91f 	bl	8006eae <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART2){
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a14      	ldr	r2, [pc, #80]	@ (8002cc8 <HAL_UART_RxCpltCallback+0x80>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d11b      	bne.n	8002cb2 <HAL_UART_RxCpltCallback+0x6a>
		if(receive_buffer2 == 'O') check_esp = 1;
 8002c7a:	4b14      	ldr	r3, [pc, #80]	@ (8002ccc <HAL_UART_RxCpltCallback+0x84>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b4f      	cmp	r3, #79	@ 0x4f
 8002c80:	d103      	bne.n	8002c8a <HAL_UART_RxCpltCallback+0x42>
 8002c82:	4b13      	ldr	r3, [pc, #76]	@ (8002cd0 <HAL_UART_RxCpltCallback+0x88>)
 8002c84:	2201      	movs	r2, #1
 8002c86:	701a      	strb	r2, [r3, #0]
 8002c88:	e00e      	b.n	8002ca8 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'a') light_status = 0;
 8002c8a:	4b10      	ldr	r3, [pc, #64]	@ (8002ccc <HAL_UART_RxCpltCallback+0x84>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b61      	cmp	r3, #97	@ 0x61
 8002c90:	d103      	bne.n	8002c9a <HAL_UART_RxCpltCallback+0x52>
 8002c92:	4b10      	ldr	r3, [pc, #64]	@ (8002cd4 <HAL_UART_RxCpltCallback+0x8c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
 8002c98:	e006      	b.n	8002ca8 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'A') light_status = 1;
 8002c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ccc <HAL_UART_RxCpltCallback+0x84>)
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b41      	cmp	r3, #65	@ 0x41
 8002ca0:	d102      	bne.n	8002ca8 <HAL_UART_RxCpltCallback+0x60>
 8002ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd4 <HAL_UART_RxCpltCallback+0x8c>)
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8002ca8:	2201      	movs	r2, #1
 8002caa:	4908      	ldr	r1, [pc, #32]	@ (8002ccc <HAL_UART_RxCpltCallback+0x84>)
 8002cac:	480a      	ldr	r0, [pc, #40]	@ (8002cd8 <HAL_UART_RxCpltCallback+0x90>)
 8002cae:	f004 f8fe 	bl	8006eae <HAL_UART_Receive_IT>
	}
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40011000 	.word	0x40011000
 8002cc0:	200004c4 	.word	0x200004c4
 8002cc4:	200004c8 	.word	0x200004c8
 8002cc8:	40004400 	.word	0x40004400
 8002ccc:	200004c5 	.word	0x200004c5
 8002cd0:	200004c6 	.word	0x200004c6
 8002cd4:	20000378 	.word	0x20000378
 8002cd8:	2000050c 	.word	0x2000050c

08002cdc <uart_EspCheck>:

uint8_t uart_EspCheck(){
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
	if(check_esp == 1) return 1;
 8002ce0:	4b05      	ldr	r3, [pc, #20]	@ (8002cf8 <uart_EspCheck+0x1c>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <uart_EspCheck+0x10>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <uart_EspCheck+0x12>
	return 0;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	200004c6 	.word	0x200004c6

08002cfc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d00:	4b11      	ldr	r3, [pc, #68]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d02:	4a12      	ldr	r2, [pc, #72]	@ (8002d4c <MX_USART1_UART_Init+0x50>)
 8002d04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d06:	4b10      	ldr	r3, [pc, #64]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d14:	4b0c      	ldr	r3, [pc, #48]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d20:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d22:	220c      	movs	r2, #12
 8002d24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d26:	4b08      	ldr	r3, [pc, #32]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d2c:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d32:	4805      	ldr	r0, [pc, #20]	@ (8002d48 <MX_USART1_UART_Init+0x4c>)
 8002d34:	f003 ffdc 	bl	8006cf0 <HAL_UART_Init>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d3e:	f7ff fb7b 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	200004c8 	.word	0x200004c8
 8002d4c:	40011000 	.word	0x40011000

08002d50 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d54:	4b11      	ldr	r3, [pc, #68]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d56:	4a12      	ldr	r2, [pc, #72]	@ (8002da0 <MX_USART2_UART_Init+0x50>)
 8002d58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d5a:	4b10      	ldr	r3, [pc, #64]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d62:	4b0e      	ldr	r3, [pc, #56]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d68:	4b0c      	ldr	r3, [pc, #48]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d74:	4b09      	ldr	r3, [pc, #36]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d76:	220c      	movs	r2, #12
 8002d78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d7a:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d80:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d86:	4805      	ldr	r0, [pc, #20]	@ (8002d9c <MX_USART2_UART_Init+0x4c>)
 8002d88:	f003 ffb2 	bl	8006cf0 <HAL_UART_Init>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d92:	f7ff fb51 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	2000050c 	.word	0x2000050c
 8002da0:	40004400 	.word	0x40004400

08002da4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08c      	sub	sp, #48	@ 0x30
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	f107 031c 	add.w	r3, r7, #28
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
 8002dba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a3a      	ldr	r2, [pc, #232]	@ (8002eac <HAL_UART_MspInit+0x108>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d135      	bne.n	8002e32 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61bb      	str	r3, [r7, #24]
 8002dca:	4b39      	ldr	r3, [pc, #228]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	4a38      	ldr	r2, [pc, #224]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002dd0:	f043 0310 	orr.w	r3, r3, #16
 8002dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dd6:	4b36      	ldr	r3, [pc, #216]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dda:	f003 0310 	and.w	r3, r3, #16
 8002dde:	61bb      	str	r3, [r7, #24]
 8002de0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	4b32      	ldr	r3, [pc, #200]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dea:	4a31      	ldr	r2, [pc, #196]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df2:	4b2f      	ldr	r3, [pc, #188]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002dfe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e04:	2302      	movs	r3, #2
 8002e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e10:	2307      	movs	r3, #7
 8002e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e14:	f107 031c 	add.w	r3, r7, #28
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4826      	ldr	r0, [pc, #152]	@ (8002eb4 <HAL_UART_MspInit+0x110>)
 8002e1c:	f001 fa34 	bl	8004288 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e20:	2200      	movs	r2, #0
 8002e22:	2100      	movs	r1, #0
 8002e24:	2025      	movs	r0, #37	@ 0x25
 8002e26:	f000 fdf6 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e2a:	2025      	movs	r0, #37	@ 0x25
 8002e2c:	f000 fe0f 	bl	8003a4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e30:	e038      	b.n	8002ea4 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a20      	ldr	r2, [pc, #128]	@ (8002eb8 <HAL_UART_MspInit+0x114>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d133      	bne.n	8002ea4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	4a1a      	ldr	r2, [pc, #104]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002e46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e4c:	4b18      	ldr	r3, [pc, #96]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e60:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002e62:	f043 0301 	orr.w	r3, r3, #1
 8002e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e68:	4b11      	ldr	r3, [pc, #68]	@ (8002eb0 <HAL_UART_MspInit+0x10c>)
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e74:	230c      	movs	r3, #12
 8002e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e80:	2303      	movs	r3, #3
 8002e82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e84:	2307      	movs	r3, #7
 8002e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e88:	f107 031c 	add.w	r3, r7, #28
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4809      	ldr	r0, [pc, #36]	@ (8002eb4 <HAL_UART_MspInit+0x110>)
 8002e90:	f001 f9fa 	bl	8004288 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e94:	2200      	movs	r2, #0
 8002e96:	2100      	movs	r1, #0
 8002e98:	2026      	movs	r0, #38	@ 0x26
 8002e9a:	f000 fdbc 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e9e:	2026      	movs	r0, #38	@ 0x26
 8002ea0:	f000 fdd5 	bl	8003a4e <HAL_NVIC_EnableIRQ>
}
 8002ea4:	bf00      	nop
 8002ea6:	3730      	adds	r7, #48	@ 0x30
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40011000 	.word	0x40011000
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40020000 	.word	0x40020000
 8002eb8:	40004400 	.word	0x40004400

08002ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ebc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ef4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ec0:	480d      	ldr	r0, [pc, #52]	@ (8002ef8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ec2:	490e      	ldr	r1, [pc, #56]	@ (8002efc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8002f00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a0b      	ldr	r2, [pc, #44]	@ (8002f04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ed8:	4c0b      	ldr	r4, [pc, #44]	@ (8002f08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ee6:	f7ff fcf1 	bl	80028cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eea:	f006 f829 	bl	8008f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eee:	f7ff f99d 	bl	800222c <main>
  bx  lr    
 8002ef2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002efc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002f00:	0800fa6c 	.word	0x0800fa6c
  ldr r2, =_sbss
 8002f04:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002f08:	200006a0 	.word	0x200006a0

08002f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f0c:	e7fe      	b.n	8002f0c <ADC_IRQHandler>
	...

08002f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f14:	4b0e      	ldr	r3, [pc, #56]	@ (8002f50 <HAL_Init+0x40>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a0d      	ldr	r2, [pc, #52]	@ (8002f50 <HAL_Init+0x40>)
 8002f1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f20:	4b0b      	ldr	r3, [pc, #44]	@ (8002f50 <HAL_Init+0x40>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a0a      	ldr	r2, [pc, #40]	@ (8002f50 <HAL_Init+0x40>)
 8002f26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f2c:	4b08      	ldr	r3, [pc, #32]	@ (8002f50 <HAL_Init+0x40>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a07      	ldr	r2, [pc, #28]	@ (8002f50 <HAL_Init+0x40>)
 8002f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f38:	2003      	movs	r0, #3
 8002f3a:	f000 fd61 	bl	8003a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3e:	200f      	movs	r0, #15
 8002f40:	f000 f808 	bl	8002f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f44:	f7ff fb7c 	bl	8002640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40023c00 	.word	0x40023c00

08002f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f5c:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <HAL_InitTick+0x54>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <HAL_InitTick+0x58>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fd79 	bl	8003a6a <HAL_SYSTICK_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00e      	b.n	8002fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b0f      	cmp	r3, #15
 8002f86:	d80a      	bhi.n	8002f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f88:	2200      	movs	r2, #0
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f90:	f000 fd41 	bl	8003a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f94:	4a06      	ldr	r2, [pc, #24]	@ (8002fb0 <HAL_InitTick+0x5c>)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	e000      	b.n	8002fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	20000008 	.word	0x20000008
 8002fac:	20000010 	.word	0x20000010
 8002fb0:	2000000c 	.word	0x2000000c

08002fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_IncTick+0x20>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_IncTick+0x24>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a04      	ldr	r2, [pc, #16]	@ (8002fd8 <HAL_IncTick+0x24>)
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	20000010 	.word	0x20000010
 8002fd8:	20000550 	.word	0x20000550

08002fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	@ (8002ff0 <HAL_GetTick+0x14>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	20000550 	.word	0x20000550

08002ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff ffee 	bl	8002fdc <HAL_GetTick>
 8003000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d005      	beq.n	800301a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800300e:	4b0a      	ldr	r3, [pc, #40]	@ (8003038 <HAL_Delay+0x44>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800301a:	bf00      	nop
 800301c:	f7ff ffde 	bl	8002fdc <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	429a      	cmp	r2, r3
 800302a:	d8f7      	bhi.n	800301c <HAL_Delay+0x28>
  {
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000010 	.word	0x20000010

0800303c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e033      	b.n	80030ba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7fe f86a 	bl	8001134 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f003 0310 	and.w	r3, r3, #16
 8003076:	2b00      	cmp	r3, #0
 8003078:	d118      	bne.n	80030ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003082:	f023 0302 	bic.w	r3, r3, #2
 8003086:	f043 0202 	orr.w	r2, r3, #2
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 fa68 	bl	8003564 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f023 0303 	bic.w	r3, r3, #3
 80030a2:	f043 0201 	orr.w	r2, r3, #1
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80030aa:	e001      	b.n	80030b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_Start_DMA+0x1e>
 80030de:	2302      	movs	r3, #2
 80030e0:	e0e9      	b.n	80032b6 <HAL_ADC_Start_DMA+0x1f2>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d018      	beq.n	800312a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003108:	4b6d      	ldr	r3, [pc, #436]	@ (80032c0 <HAL_ADC_Start_DMA+0x1fc>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a6d      	ldr	r2, [pc, #436]	@ (80032c4 <HAL_ADC_Start_DMA+0x200>)
 800310e:	fba2 2303 	umull	r2, r3, r2, r3
 8003112:	0c9a      	lsrs	r2, r3, #18
 8003114:	4613      	mov	r3, r2
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	4413      	add	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800311c:	e002      	b.n	8003124 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	3b01      	subs	r3, #1
 8003122:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f9      	bne.n	800311e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003138:	d107      	bne.n	800314a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003148:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b01      	cmp	r3, #1
 8003156:	f040 80a1 	bne.w	800329c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003162:	f023 0301 	bic.w	r3, r3, #1
 8003166:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003184:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003198:	d106      	bne.n	80031a8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	f023 0206 	bic.w	r2, r3, #6
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	645a      	str	r2, [r3, #68]	@ 0x44
 80031a6:	e002      	b.n	80031ae <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031b6:	4b44      	ldr	r3, [pc, #272]	@ (80032c8 <HAL_ADC_Start_DMA+0x204>)
 80031b8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031be:	4a43      	ldr	r2, [pc, #268]	@ (80032cc <HAL_ADC_Start_DMA+0x208>)
 80031c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c6:	4a42      	ldr	r2, [pc, #264]	@ (80032d0 <HAL_ADC_Start_DMA+0x20c>)
 80031c8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ce:	4a41      	ldr	r2, [pc, #260]	@ (80032d4 <HAL_ADC_Start_DMA+0x210>)
 80031d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031da:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031ea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031fa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	334c      	adds	r3, #76	@ 0x4c
 8003206:	4619      	mov	r1, r3
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f000 fce8 	bl	8003be0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	2b00      	cmp	r3, #0
 800321a:	d12a      	bne.n	8003272 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a2d      	ldr	r2, [pc, #180]	@ (80032d8 <HAL_ADC_Start_DMA+0x214>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d015      	beq.n	8003252 <HAL_ADC_Start_DMA+0x18e>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2c      	ldr	r2, [pc, #176]	@ (80032dc <HAL_ADC_Start_DMA+0x218>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d105      	bne.n	800323c <HAL_ADC_Start_DMA+0x178>
 8003230:	4b25      	ldr	r3, [pc, #148]	@ (80032c8 <HAL_ADC_Start_DMA+0x204>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a27      	ldr	r2, [pc, #156]	@ (80032e0 <HAL_ADC_Start_DMA+0x21c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d136      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
 8003246:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <HAL_ADC_Start_DMA+0x204>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	2b00      	cmp	r3, #0
 8003250:	d130      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d129      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	e020      	b.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a18      	ldr	r2, [pc, #96]	@ (80032d8 <HAL_ADC_Start_DMA+0x214>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d11b      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d114      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003298:	609a      	str	r2, [r3, #8]
 800329a:	e00b      	b.n	80032b4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f043 0210 	orr.w	r2, r3, #16
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ac:	f043 0201 	orr.w	r2, r3, #1
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20000008 	.word	0x20000008
 80032c4:	431bde83 	.word	0x431bde83
 80032c8:	40012300 	.word	0x40012300
 80032cc:	0800375d 	.word	0x0800375d
 80032d0:	08003817 	.word	0x08003817
 80032d4:	08003833 	.word	0x08003833
 80032d8:	40012000 	.word	0x40012000
 80032dc:	40012100 	.word	0x40012100
 80032e0:	40012200 	.word	0x40012200

080032e4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003334:	2b01      	cmp	r3, #1
 8003336:	d101      	bne.n	800333c <HAL_ADC_ConfigChannel+0x1c>
 8003338:	2302      	movs	r3, #2
 800333a:	e105      	b.n	8003548 <HAL_ADC_ConfigChannel+0x228>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2b09      	cmp	r3, #9
 800334a:	d925      	bls.n	8003398 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68d9      	ldr	r1, [r3, #12]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	b29b      	uxth	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	3b1e      	subs	r3, #30
 8003362:	2207      	movs	r2, #7
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43da      	mvns	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	400a      	ands	r2, r1
 8003370:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68d9      	ldr	r1, [r3, #12]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	b29b      	uxth	r3, r3
 8003382:	4618      	mov	r0, r3
 8003384:	4603      	mov	r3, r0
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4403      	add	r3, r0
 800338a:	3b1e      	subs	r3, #30
 800338c:	409a      	lsls	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	60da      	str	r2, [r3, #12]
 8003396:	e022      	b.n	80033de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6919      	ldr	r1, [r3, #16]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	461a      	mov	r2, r3
 80033a6:	4613      	mov	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	4413      	add	r3, r2
 80033ac:	2207      	movs	r2, #7
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43da      	mvns	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	400a      	ands	r2, r1
 80033ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6919      	ldr	r1, [r3, #16]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	4618      	mov	r0, r3
 80033ce:	4603      	mov	r3, r0
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4403      	add	r3, r0
 80033d4:	409a      	lsls	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2b06      	cmp	r3, #6
 80033e4:	d824      	bhi.n	8003430 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4413      	add	r3, r2
 80033f6:	3b05      	subs	r3, #5
 80033f8:	221f      	movs	r2, #31
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43da      	mvns	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	400a      	ands	r2, r1
 8003406:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	b29b      	uxth	r3, r3
 8003414:	4618      	mov	r0, r3
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	4613      	mov	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4413      	add	r3, r2
 8003420:	3b05      	subs	r3, #5
 8003422:	fa00 f203 	lsl.w	r2, r0, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	635a      	str	r2, [r3, #52]	@ 0x34
 800342e:	e04c      	b.n	80034ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b0c      	cmp	r3, #12
 8003436:	d824      	bhi.n	8003482 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	4413      	add	r3, r2
 8003448:	3b23      	subs	r3, #35	@ 0x23
 800344a:	221f      	movs	r2, #31
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	43da      	mvns	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	400a      	ands	r2, r1
 8003458:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	b29b      	uxth	r3, r3
 8003466:	4618      	mov	r0, r3
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	3b23      	subs	r3, #35	@ 0x23
 8003474:	fa00 f203 	lsl.w	r2, r0, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003480:	e023      	b.n	80034ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4413      	add	r3, r2
 8003492:	3b41      	subs	r3, #65	@ 0x41
 8003494:	221f      	movs	r2, #31
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43da      	mvns	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	400a      	ands	r2, r1
 80034a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	4618      	mov	r0, r3
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	3b41      	subs	r3, #65	@ 0x41
 80034be:	fa00 f203 	lsl.w	r2, r0, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034ca:	4b22      	ldr	r3, [pc, #136]	@ (8003554 <HAL_ADC_ConfigChannel+0x234>)
 80034cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a21      	ldr	r2, [pc, #132]	@ (8003558 <HAL_ADC_ConfigChannel+0x238>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d109      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x1cc>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b12      	cmp	r3, #18
 80034de:	d105      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a19      	ldr	r2, [pc, #100]	@ (8003558 <HAL_ADC_ConfigChannel+0x238>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d123      	bne.n	800353e <HAL_ADC_ConfigChannel+0x21e>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2b10      	cmp	r3, #16
 80034fc:	d003      	beq.n	8003506 <HAL_ADC_ConfigChannel+0x1e6>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b11      	cmp	r3, #17
 8003504:	d11b      	bne.n	800353e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b10      	cmp	r3, #16
 8003518:	d111      	bne.n	800353e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800351a:	4b10      	ldr	r3, [pc, #64]	@ (800355c <HAL_ADC_ConfigChannel+0x23c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a10      	ldr	r2, [pc, #64]	@ (8003560 <HAL_ADC_ConfigChannel+0x240>)
 8003520:	fba2 2303 	umull	r2, r3, r2, r3
 8003524:	0c9a      	lsrs	r2, r3, #18
 8003526:	4613      	mov	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4413      	add	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003530:	e002      	b.n	8003538 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	3b01      	subs	r3, #1
 8003536:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f9      	bne.n	8003532 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	40012300 	.word	0x40012300
 8003558:	40012000 	.word	0x40012000
 800355c:	20000008 	.word	0x20000008
 8003560:	431bde83 	.word	0x431bde83

08003564 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800356c:	4b79      	ldr	r3, [pc, #484]	@ (8003754 <ADC_Init+0x1f0>)
 800356e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	431a      	orrs	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003598:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6859      	ldr	r1, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	021a      	lsls	r2, r3, #8
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80035bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6859      	ldr	r1, [r3, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6899      	ldr	r1, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f6:	4a58      	ldr	r2, [pc, #352]	@ (8003758 <ADC_Init+0x1f4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d022      	beq.n	8003642 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689a      	ldr	r2, [r3, #8]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800360a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6899      	ldr	r1, [r3, #8]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800362c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6899      	ldr	r1, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	e00f      	b.n	8003662 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003650:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003660:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0202 	bic.w	r2, r2, #2
 8003670:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6899      	ldr	r1, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	7e1b      	ldrb	r3, [r3, #24]
 800367c:	005a      	lsls	r2, r3, #1
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 3020 	ldrb.w	r3, [r3, #32]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01b      	beq.n	80036c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	685a      	ldr	r2, [r3, #4]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800369e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80036ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ba:	3b01      	subs	r3, #1
 80036bc:	035a      	lsls	r2, r3, #13
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
 80036c6:	e007      	b.n	80036d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80036e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	3b01      	subs	r3, #1
 80036f4:	051a      	lsls	r2, r3, #20
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800370c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6899      	ldr	r1, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800371a:	025a      	lsls	r2, r3, #9
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003732:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6899      	ldr	r1, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	029a      	lsls	r2, r3, #10
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	430a      	orrs	r2, r1
 8003746:	609a      	str	r2, [r3, #8]
}
 8003748:	bf00      	nop
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	40012300 	.word	0x40012300
 8003758:	0f000001 	.word	0x0f000001

0800375c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003768:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003772:	2b00      	cmp	r3, #0
 8003774:	d13c      	bne.n	80037f0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d12b      	bne.n	80037e8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003794:	2b00      	cmp	r3, #0
 8003796:	d127      	bne.n	80037e8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d006      	beq.n	80037b4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d119      	bne.n	80037e8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0220 	bic.w	r2, r2, #32
 80037c2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d105      	bne.n	80037e8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	f043 0201 	orr.w	r2, r3, #1
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f7ff fd7b 	bl	80032e4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037ee:	e00e      	b.n	800380e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f4:	f003 0310 	and.w	r3, r3, #16
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d003      	beq.n	8003804 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f7ff fd85 	bl	800330c <HAL_ADC_ErrorCallback>
}
 8003802:	e004      	b.n	800380e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	4798      	blx	r3
}
 800380e:	bf00      	nop
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b084      	sub	sp, #16
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003822:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f7ff fd67 	bl	80032f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b084      	sub	sp, #16
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800383e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2240      	movs	r2, #64	@ 0x40
 8003844:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384a:	f043 0204 	orr.w	r2, r3, #4
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f7ff fd5a 	bl	800330c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003858:	bf00      	nop
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003870:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800388c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003892:	4a04      	ldr	r2, [pc, #16]	@ (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	60d3      	str	r3, [r2, #12]
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000ed00 	.word	0xe000ed00

080038a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038ac:	4b04      	ldr	r3, [pc, #16]	@ (80038c0 <__NVIC_GetPriorityGrouping+0x18>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	0a1b      	lsrs	r3, r3, #8
 80038b2:	f003 0307 	and.w	r3, r3, #7
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	db0b      	blt.n	80038ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	f003 021f 	and.w	r2, r3, #31
 80038dc:	4907      	ldr	r1, [pc, #28]	@ (80038fc <__NVIC_EnableIRQ+0x38>)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	2001      	movs	r0, #1
 80038e6:	fa00 f202 	lsl.w	r2, r0, r2
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	e000e100 	.word	0xe000e100

08003900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	6039      	str	r1, [r7, #0]
 800390a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800390c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003910:	2b00      	cmp	r3, #0
 8003912:	db0a      	blt.n	800392a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	b2da      	uxtb	r2, r3
 8003918:	490c      	ldr	r1, [pc, #48]	@ (800394c <__NVIC_SetPriority+0x4c>)
 800391a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391e:	0112      	lsls	r2, r2, #4
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	440b      	add	r3, r1
 8003924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003928:	e00a      	b.n	8003940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	b2da      	uxtb	r2, r3
 800392e:	4908      	ldr	r1, [pc, #32]	@ (8003950 <__NVIC_SetPriority+0x50>)
 8003930:	79fb      	ldrb	r3, [r7, #7]
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	3b04      	subs	r3, #4
 8003938:	0112      	lsls	r2, r2, #4
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	440b      	add	r3, r1
 800393e:	761a      	strb	r2, [r3, #24]
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000e100 	.word	0xe000e100
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003954:	b480      	push	{r7}
 8003956:	b089      	sub	sp, #36	@ 0x24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f1c3 0307 	rsb	r3, r3, #7
 800396e:	2b04      	cmp	r3, #4
 8003970:	bf28      	it	cs
 8003972:	2304      	movcs	r3, #4
 8003974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3304      	adds	r3, #4
 800397a:	2b06      	cmp	r3, #6
 800397c:	d902      	bls.n	8003984 <NVIC_EncodePriority+0x30>
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3b03      	subs	r3, #3
 8003982:	e000      	b.n	8003986 <NVIC_EncodePriority+0x32>
 8003984:	2300      	movs	r3, #0
 8003986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003988:	f04f 32ff 	mov.w	r2, #4294967295
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43da      	mvns	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	401a      	ands	r2, r3
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800399c:	f04f 31ff 	mov.w	r1, #4294967295
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	fa01 f303 	lsl.w	r3, r1, r3
 80039a6:	43d9      	mvns	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ac:	4313      	orrs	r3, r2
         );
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3724      	adds	r7, #36	@ 0x24
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
	...

080039bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039cc:	d301      	bcc.n	80039d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ce:	2301      	movs	r3, #1
 80039d0:	e00f      	b.n	80039f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039d2:	4a0a      	ldr	r2, [pc, #40]	@ (80039fc <SysTick_Config+0x40>)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3b01      	subs	r3, #1
 80039d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039da:	210f      	movs	r1, #15
 80039dc:	f04f 30ff 	mov.w	r0, #4294967295
 80039e0:	f7ff ff8e 	bl	8003900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <SysTick_Config+0x40>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ea:	4b04      	ldr	r3, [pc, #16]	@ (80039fc <SysTick_Config+0x40>)
 80039ec:	2207      	movs	r2, #7
 80039ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	e000e010 	.word	0xe000e010

08003a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff ff29 	bl	8003860 <__NVIC_SetPriorityGrouping>
}
 8003a0e:	bf00      	nop
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b086      	sub	sp, #24
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	60b9      	str	r1, [r7, #8]
 8003a20:	607a      	str	r2, [r7, #4]
 8003a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a28:	f7ff ff3e 	bl	80038a8 <__NVIC_GetPriorityGrouping>
 8003a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	68b9      	ldr	r1, [r7, #8]
 8003a32:	6978      	ldr	r0, [r7, #20]
 8003a34:	f7ff ff8e 	bl	8003954 <NVIC_EncodePriority>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a3e:	4611      	mov	r1, r2
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff ff5d 	bl	8003900 <__NVIC_SetPriority>
}
 8003a46:	bf00      	nop
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b082      	sub	sp, #8
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	4603      	mov	r3, r0
 8003a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff ff31 	bl	80038c4 <__NVIC_EnableIRQ>
}
 8003a62:	bf00      	nop
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7ff ffa2 	bl	80039bc <SysTick_Config>
 8003a78:	4603      	mov	r3, r0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
	...

08003a84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a90:	f7ff faa4 	bl	8002fdc <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e099      	b.n	8003bd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0201 	bic.w	r2, r2, #1
 8003abe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ac0:	e00f      	b.n	8003ae2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ac2:	f7ff fa8b 	bl	8002fdc <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b05      	cmp	r3, #5
 8003ace:	d908      	bls.n	8003ae2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2203      	movs	r2, #3
 8003ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e078      	b.n	8003bd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1e8      	bne.n	8003ac2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4b38      	ldr	r3, [pc, #224]	@ (8003bdc <HAL_DMA_Init+0x158>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	d107      	bne.n	8003b4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b44:	4313      	orrs	r3, r2
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	f023 0307 	bic.w	r3, r3, #7
 8003b62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d117      	bne.n	8003ba6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00e      	beq.n	8003ba6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 fb01 	bl	8004190 <DMA_CheckFifoParam>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d008      	beq.n	8003ba6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2240      	movs	r2, #64	@ 0x40
 8003b98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e016      	b.n	8003bd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 fab8 	bl	8004124 <DMA_CalcBaseAndBitshift>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bbc:	223f      	movs	r2, #63	@ 0x3f
 8003bbe:	409a      	lsls	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3718      	adds	r7, #24
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	f010803f 	.word	0xf010803f

08003be0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
 8003bec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_DMA_Start_IT+0x26>
 8003c02:	2302      	movs	r3, #2
 8003c04:	e040      	b.n	8003c88 <HAL_DMA_Start_IT+0xa8>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d12f      	bne.n	8003c7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	68b9      	ldr	r1, [r7, #8]
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 fa4a 	bl	80040c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c38:	223f      	movs	r2, #63	@ 0x3f
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0216 	orr.w	r2, r2, #22
 8003c4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d007      	beq.n	8003c68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0208 	orr.w	r2, r2, #8
 8003c66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0201 	orr.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	e005      	b.n	8003c86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c82:	2302      	movs	r3, #2
 8003c84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c9e:	f7ff f99d 	bl	8002fdc <HAL_GetTick>
 8003ca2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d008      	beq.n	8003cc2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2280      	movs	r2, #128	@ 0x80
 8003cb4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e052      	b.n	8003d68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0216 	bic.w	r2, r2, #22
 8003cd0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ce0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d103      	bne.n	8003cf2 <HAL_DMA_Abort+0x62>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d007      	beq.n	8003d02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0208 	bic.w	r2, r2, #8
 8003d00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0201 	bic.w	r2, r2, #1
 8003d10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d12:	e013      	b.n	8003d3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d14:	f7ff f962 	bl	8002fdc <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b05      	cmp	r3, #5
 8003d20:	d90c      	bls.n	8003d3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2220      	movs	r2, #32
 8003d26:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2203      	movs	r2, #3
 8003d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e015      	b.n	8003d68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0301 	and.w	r3, r3, #1
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e4      	bne.n	8003d14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4e:	223f      	movs	r2, #63	@ 0x3f
 8003d50:	409a      	lsls	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d004      	beq.n	8003d8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2280      	movs	r2, #128	@ 0x80
 8003d88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e00c      	b.n	8003da8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2205      	movs	r2, #5
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 0201 	bic.w	r2, r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003dc0:	4b8e      	ldr	r3, [pc, #568]	@ (8003ffc <HAL_DMA_IRQHandler+0x248>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a8e      	ldr	r2, [pc, #568]	@ (8004000 <HAL_DMA_IRQHandler+0x24c>)
 8003dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dca:	0a9b      	lsrs	r3, r3, #10
 8003dcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	2208      	movs	r2, #8
 8003de0:	409a      	lsls	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d01a      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0204 	bic.w	r2, r2, #4
 8003e06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f043 0201 	orr.w	r2, r3, #1
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e24:	2201      	movs	r2, #1
 8003e26:	409a      	lsls	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d012      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00b      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e42:	2201      	movs	r2, #1
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4e:	f043 0202 	orr.w	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d012      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00b      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e78:	2204      	movs	r2, #4
 8003e7a:	409a      	lsls	r2, r3
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e84:	f043 0204 	orr.w	r2, r3, #4
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e90:	2210      	movs	r2, #16
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d043      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d03c      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eae:	2210      	movs	r2, #16
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d018      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d108      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d024      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	4798      	blx	r3
 8003ee2:	e01f      	b.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d01b      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
 8003ef4:	e016      	b.n	8003f24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d107      	bne.n	8003f14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0208 	bic.w	r2, r2, #8
 8003f12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f28:	2220      	movs	r2, #32
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 808f 	beq.w	8004054 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0310 	and.w	r3, r3, #16
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 8087 	beq.w	8004054 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d136      	bne.n	8003fcc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0216 	bic.w	r2, r2, #22
 8003f6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	695a      	ldr	r2, [r3, #20]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <HAL_DMA_IRQHandler+0x1da>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0208 	bic.w	r2, r2, #8
 8003f9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa2:	223f      	movs	r2, #63	@ 0x3f
 8003fa4:	409a      	lsls	r2, r3
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d07e      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	4798      	blx	r3
        }
        return;
 8003fca:	e079      	b.n	80040c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d01d      	beq.n	8004016 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10d      	bne.n	8004004 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d031      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	4798      	blx	r3
 8003ff8:	e02c      	b.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
 8003ffa:	bf00      	nop
 8003ffc:	20000008 	.word	0x20000008
 8004000:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d023      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	4798      	blx	r3
 8004014:	e01e      	b.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10f      	bne.n	8004044 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0210 	bic.w	r2, r2, #16
 8004032:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004058:	2b00      	cmp	r3, #0
 800405a:	d032      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d022      	beq.n	80040ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2205      	movs	r2, #5
 800406c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0201 	bic.w	r2, r2, #1
 800407e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	3301      	adds	r3, #1
 8004084:	60bb      	str	r3, [r7, #8]
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	429a      	cmp	r2, r3
 800408a:	d307      	bcc.n	800409c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f2      	bne.n	8004080 <HAL_DMA_IRQHandler+0x2cc>
 800409a:	e000      	b.n	800409e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800409c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	4798      	blx	r3
 80040be:	e000      	b.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80040c0:	bf00      	nop
    }
  }
}
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	2b40      	cmp	r3, #64	@ 0x40
 80040f4:	d108      	bne.n	8004108 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004106:	e007      	b.n	8004118 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	60da      	str	r2, [r3, #12]
}
 8004118:	bf00      	nop
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	3b10      	subs	r3, #16
 8004134:	4a14      	ldr	r2, [pc, #80]	@ (8004188 <DMA_CalcBaseAndBitshift+0x64>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800413e:	4a13      	ldr	r2, [pc, #76]	@ (800418c <DMA_CalcBaseAndBitshift+0x68>)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4413      	add	r3, r2
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b03      	cmp	r3, #3
 8004150:	d909      	bls.n	8004166 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800415a:	f023 0303 	bic.w	r3, r3, #3
 800415e:	1d1a      	adds	r2, r3, #4
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	659a      	str	r2, [r3, #88]	@ 0x58
 8004164:	e007      	b.n	8004176 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800416e:	f023 0303 	bic.w	r3, r3, #3
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800417a:	4618      	mov	r0, r3
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	aaaaaaab 	.word	0xaaaaaaab
 800418c:	0800f62c 	.word	0x0800f62c

08004190 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d11f      	bne.n	80041ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d856      	bhi.n	800425e <DMA_CheckFifoParam+0xce>
 80041b0:	a201      	add	r2, pc, #4	@ (adr r2, 80041b8 <DMA_CheckFifoParam+0x28>)
 80041b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b6:	bf00      	nop
 80041b8:	080041c9 	.word	0x080041c9
 80041bc:	080041db 	.word	0x080041db
 80041c0:	080041c9 	.word	0x080041c9
 80041c4:	0800425f 	.word	0x0800425f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d046      	beq.n	8004262 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041d8:	e043      	b.n	8004262 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041e2:	d140      	bne.n	8004266 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041e8:	e03d      	b.n	8004266 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041f2:	d121      	bne.n	8004238 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2b03      	cmp	r3, #3
 80041f8:	d837      	bhi.n	800426a <DMA_CheckFifoParam+0xda>
 80041fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004200 <DMA_CheckFifoParam+0x70>)
 80041fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004200:	08004211 	.word	0x08004211
 8004204:	08004217 	.word	0x08004217
 8004208:	08004211 	.word	0x08004211
 800420c:	08004229 	.word	0x08004229
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
      break;
 8004214:	e030      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d025      	beq.n	800426e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004226:	e022      	b.n	800426e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004230:	d11f      	bne.n	8004272 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004236:	e01c      	b.n	8004272 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b02      	cmp	r3, #2
 800423c:	d903      	bls.n	8004246 <DMA_CheckFifoParam+0xb6>
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2b03      	cmp	r3, #3
 8004242:	d003      	beq.n	800424c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004244:	e018      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
      break;
 800424a:	e015      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004250:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00e      	beq.n	8004276 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
      break;
 800425c:	e00b      	b.n	8004276 <DMA_CheckFifoParam+0xe6>
      break;
 800425e:	bf00      	nop
 8004260:	e00a      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 8004262:	bf00      	nop
 8004264:	e008      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 8004266:	bf00      	nop
 8004268:	e006      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 800426a:	bf00      	nop
 800426c:	e004      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 800426e:	bf00      	nop
 8004270:	e002      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;   
 8004272:	bf00      	nop
 8004274:	e000      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 8004276:	bf00      	nop
    }
  } 
  
  return status; 
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop

08004288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004288:	b480      	push	{r7}
 800428a:	b089      	sub	sp, #36	@ 0x24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004292:	2300      	movs	r3, #0
 8004294:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004296:	2300      	movs	r3, #0
 8004298:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800429a:	2300      	movs	r3, #0
 800429c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800429e:	2300      	movs	r3, #0
 80042a0:	61fb      	str	r3, [r7, #28]
 80042a2:	e16b      	b.n	800457c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042a4:	2201      	movs	r2, #1
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	4013      	ands	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	429a      	cmp	r2, r3
 80042be:	f040 815a 	bne.w	8004576 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d005      	beq.n	80042da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d130      	bne.n	800433c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	2203      	movs	r2, #3
 80042e6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ea:	43db      	mvns	r3, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4013      	ands	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	68da      	ldr	r2, [r3, #12]
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	4313      	orrs	r3, r2
 8004302:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004310:	2201      	movs	r2, #1
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	43db      	mvns	r3, r3
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	4013      	ands	r3, r2
 800431e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	091b      	lsrs	r3, r3, #4
 8004326:	f003 0201 	and.w	r2, r3, #1
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	fa02 f303 	lsl.w	r3, r2, r3
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	4313      	orrs	r3, r2
 8004334:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 0303 	and.w	r3, r3, #3
 8004344:	2b03      	cmp	r3, #3
 8004346:	d017      	beq.n	8004378 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	2203      	movs	r2, #3
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4013      	ands	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4313      	orrs	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f003 0303 	and.w	r3, r3, #3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d123      	bne.n	80043cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	08da      	lsrs	r2, r3, #3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	3208      	adds	r2, #8
 800438c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004390:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	220f      	movs	r2, #15
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	691a      	ldr	r2, [r3, #16]
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	f003 0307 	and.w	r3, r3, #7
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	08da      	lsrs	r2, r3, #3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3208      	adds	r2, #8
 80043c6:	69b9      	ldr	r1, [r7, #24]
 80043c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	2203      	movs	r2, #3
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	43db      	mvns	r3, r3
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4013      	ands	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f003 0203 	and.w	r2, r3, #3
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80b4 	beq.w	8004576 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800440e:	2300      	movs	r3, #0
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	4b60      	ldr	r3, [pc, #384]	@ (8004594 <HAL_GPIO_Init+0x30c>)
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	4a5f      	ldr	r2, [pc, #380]	@ (8004594 <HAL_GPIO_Init+0x30c>)
 8004418:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800441c:	6453      	str	r3, [r2, #68]	@ 0x44
 800441e:	4b5d      	ldr	r3, [pc, #372]	@ (8004594 <HAL_GPIO_Init+0x30c>)
 8004420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004422:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800442a:	4a5b      	ldr	r2, [pc, #364]	@ (8004598 <HAL_GPIO_Init+0x310>)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	089b      	lsrs	r3, r3, #2
 8004430:	3302      	adds	r3, #2
 8004432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004436:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	220f      	movs	r2, #15
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	43db      	mvns	r3, r3
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	4013      	ands	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a52      	ldr	r2, [pc, #328]	@ (800459c <HAL_GPIO_Init+0x314>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d02b      	beq.n	80044ae <HAL_GPIO_Init+0x226>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a51      	ldr	r2, [pc, #324]	@ (80045a0 <HAL_GPIO_Init+0x318>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d025      	beq.n	80044aa <HAL_GPIO_Init+0x222>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a50      	ldr	r2, [pc, #320]	@ (80045a4 <HAL_GPIO_Init+0x31c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d01f      	beq.n	80044a6 <HAL_GPIO_Init+0x21e>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a4f      	ldr	r2, [pc, #316]	@ (80045a8 <HAL_GPIO_Init+0x320>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d019      	beq.n	80044a2 <HAL_GPIO_Init+0x21a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a4e      	ldr	r2, [pc, #312]	@ (80045ac <HAL_GPIO_Init+0x324>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d013      	beq.n	800449e <HAL_GPIO_Init+0x216>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a4d      	ldr	r2, [pc, #308]	@ (80045b0 <HAL_GPIO_Init+0x328>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d00d      	beq.n	800449a <HAL_GPIO_Init+0x212>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a4c      	ldr	r2, [pc, #304]	@ (80045b4 <HAL_GPIO_Init+0x32c>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d007      	beq.n	8004496 <HAL_GPIO_Init+0x20e>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a4b      	ldr	r2, [pc, #300]	@ (80045b8 <HAL_GPIO_Init+0x330>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d101      	bne.n	8004492 <HAL_GPIO_Init+0x20a>
 800448e:	2307      	movs	r3, #7
 8004490:	e00e      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 8004492:	2308      	movs	r3, #8
 8004494:	e00c      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 8004496:	2306      	movs	r3, #6
 8004498:	e00a      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 800449a:	2305      	movs	r3, #5
 800449c:	e008      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 800449e:	2304      	movs	r3, #4
 80044a0:	e006      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 80044a2:	2303      	movs	r3, #3
 80044a4:	e004      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 80044a6:	2302      	movs	r3, #2
 80044a8:	e002      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 80044aa:	2301      	movs	r3, #1
 80044ac:	e000      	b.n	80044b0 <HAL_GPIO_Init+0x228>
 80044ae:	2300      	movs	r3, #0
 80044b0:	69fa      	ldr	r2, [r7, #28]
 80044b2:	f002 0203 	and.w	r2, r2, #3
 80044b6:	0092      	lsls	r2, r2, #2
 80044b8:	4093      	lsls	r3, r2
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4313      	orrs	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044c0:	4935      	ldr	r1, [pc, #212]	@ (8004598 <HAL_GPIO_Init+0x310>)
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	089b      	lsrs	r3, r3, #2
 80044c6:	3302      	adds	r3, #2
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044ce:	4b3b      	ldr	r3, [pc, #236]	@ (80045bc <HAL_GPIO_Init+0x334>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	43db      	mvns	r3, r3
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4013      	ands	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044f2:	4a32      	ldr	r2, [pc, #200]	@ (80045bc <HAL_GPIO_Init+0x334>)
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80044f8:	4b30      	ldr	r3, [pc, #192]	@ (80045bc <HAL_GPIO_Init+0x334>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	43db      	mvns	r3, r3
 8004502:	69ba      	ldr	r2, [r7, #24]
 8004504:	4013      	ands	r3, r2
 8004506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800451c:	4a27      	ldr	r2, [pc, #156]	@ (80045bc <HAL_GPIO_Init+0x334>)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004522:	4b26      	ldr	r3, [pc, #152]	@ (80045bc <HAL_GPIO_Init+0x334>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	43db      	mvns	r3, r3
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	4013      	ands	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d003      	beq.n	8004546 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	4313      	orrs	r3, r2
 8004544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004546:	4a1d      	ldr	r2, [pc, #116]	@ (80045bc <HAL_GPIO_Init+0x334>)
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800454c:	4b1b      	ldr	r3, [pc, #108]	@ (80045bc <HAL_GPIO_Init+0x334>)
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	43db      	mvns	r3, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4013      	ands	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d003      	beq.n	8004570 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004570:	4a12      	ldr	r2, [pc, #72]	@ (80045bc <HAL_GPIO_Init+0x334>)
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	3301      	adds	r3, #1
 800457a:	61fb      	str	r3, [r7, #28]
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	2b0f      	cmp	r3, #15
 8004580:	f67f ae90 	bls.w	80042a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004584:	bf00      	nop
 8004586:	bf00      	nop
 8004588:	3724      	adds	r7, #36	@ 0x24
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	40023800 	.word	0x40023800
 8004598:	40013800 	.word	0x40013800
 800459c:	40020000 	.word	0x40020000
 80045a0:	40020400 	.word	0x40020400
 80045a4:	40020800 	.word	0x40020800
 80045a8:	40020c00 	.word	0x40020c00
 80045ac:	40021000 	.word	0x40021000
 80045b0:	40021400 	.word	0x40021400
 80045b4:	40021800 	.word	0x40021800
 80045b8:	40021c00 	.word	0x40021c00
 80045bc:	40013c00 	.word	0x40013c00

080045c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	460b      	mov	r3, r1
 80045ca:	807b      	strh	r3, [r7, #2]
 80045cc:	4613      	mov	r3, r2
 80045ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045d0:	787b      	ldrb	r3, [r7, #1]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045d6:	887a      	ldrh	r2, [r7, #2]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045dc:	e003      	b.n	80045e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045de:	887b      	ldrh	r3, [r7, #2]
 80045e0:	041a      	lsls	r2, r3, #16
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	619a      	str	r2, [r3, #24]
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
	...

080045f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e12b      	b.n	800485e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d106      	bne.n	8004620 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7fd f8ee 	bl	80017fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2224      	movs	r2, #36	@ 0x24
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0201 	bic.w	r2, r2, #1
 8004636:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004646:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004656:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004658:	f000 fd80 	bl	800515c <HAL_RCC_GetPCLK1Freq>
 800465c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	4a81      	ldr	r2, [pc, #516]	@ (8004868 <HAL_I2C_Init+0x274>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d807      	bhi.n	8004678 <HAL_I2C_Init+0x84>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4a80      	ldr	r2, [pc, #512]	@ (800486c <HAL_I2C_Init+0x278>)
 800466c:	4293      	cmp	r3, r2
 800466e:	bf94      	ite	ls
 8004670:	2301      	movls	r3, #1
 8004672:	2300      	movhi	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	e006      	b.n	8004686 <HAL_I2C_Init+0x92>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4a7d      	ldr	r2, [pc, #500]	@ (8004870 <HAL_I2C_Init+0x27c>)
 800467c:	4293      	cmp	r3, r2
 800467e:	bf94      	ite	ls
 8004680:	2301      	movls	r3, #1
 8004682:	2300      	movhi	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e0e7      	b.n	800485e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	4a78      	ldr	r2, [pc, #480]	@ (8004874 <HAL_I2C_Init+0x280>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	0c9b      	lsrs	r3, r3, #18
 8004698:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	4a6a      	ldr	r2, [pc, #424]	@ (8004868 <HAL_I2C_Init+0x274>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d802      	bhi.n	80046c8 <HAL_I2C_Init+0xd4>
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	3301      	adds	r3, #1
 80046c6:	e009      	b.n	80046dc <HAL_I2C_Init+0xe8>
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	4a69      	ldr	r2, [pc, #420]	@ (8004878 <HAL_I2C_Init+0x284>)
 80046d4:	fba2 2303 	umull	r2, r3, r2, r3
 80046d8:	099b      	lsrs	r3, r3, #6
 80046da:	3301      	adds	r3, #1
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6812      	ldr	r2, [r2, #0]
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	69db      	ldr	r3, [r3, #28]
 80046ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80046ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	495c      	ldr	r1, [pc, #368]	@ (8004868 <HAL_I2C_Init+0x274>)
 80046f8:	428b      	cmp	r3, r1
 80046fa:	d819      	bhi.n	8004730 <HAL_I2C_Init+0x13c>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	1e59      	subs	r1, r3, #1
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	005b      	lsls	r3, r3, #1
 8004706:	fbb1 f3f3 	udiv	r3, r1, r3
 800470a:	1c59      	adds	r1, r3, #1
 800470c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004710:	400b      	ands	r3, r1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <HAL_I2C_Init+0x138>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	1e59      	subs	r1, r3, #1
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	fbb1 f3f3 	udiv	r3, r1, r3
 8004724:	3301      	adds	r3, #1
 8004726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800472a:	e051      	b.n	80047d0 <HAL_I2C_Init+0x1dc>
 800472c:	2304      	movs	r3, #4
 800472e:	e04f      	b.n	80047d0 <HAL_I2C_Init+0x1dc>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d111      	bne.n	800475c <HAL_I2C_Init+0x168>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	1e58      	subs	r0, r3, #1
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6859      	ldr	r1, [r3, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	440b      	add	r3, r1
 8004746:	fbb0 f3f3 	udiv	r3, r0, r3
 800474a:	3301      	adds	r3, #1
 800474c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004750:	2b00      	cmp	r3, #0
 8004752:	bf0c      	ite	eq
 8004754:	2301      	moveq	r3, #1
 8004756:	2300      	movne	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	e012      	b.n	8004782 <HAL_I2C_Init+0x18e>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	1e58      	subs	r0, r3, #1
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6859      	ldr	r1, [r3, #4]
 8004764:	460b      	mov	r3, r1
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	0099      	lsls	r1, r3, #2
 800476c:	440b      	add	r3, r1
 800476e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004772:	3301      	adds	r3, #1
 8004774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004778:	2b00      	cmp	r3, #0
 800477a:	bf0c      	ite	eq
 800477c:	2301      	moveq	r3, #1
 800477e:	2300      	movne	r3, #0
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <HAL_I2C_Init+0x196>
 8004786:	2301      	movs	r3, #1
 8004788:	e022      	b.n	80047d0 <HAL_I2C_Init+0x1dc>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10e      	bne.n	80047b0 <HAL_I2C_Init+0x1bc>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	1e58      	subs	r0, r3, #1
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6859      	ldr	r1, [r3, #4]
 800479a:	460b      	mov	r3, r1
 800479c:	005b      	lsls	r3, r3, #1
 800479e:	440b      	add	r3, r1
 80047a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80047a4:	3301      	adds	r3, #1
 80047a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047ae:	e00f      	b.n	80047d0 <HAL_I2C_Init+0x1dc>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	1e58      	subs	r0, r3, #1
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6859      	ldr	r1, [r3, #4]
 80047b8:	460b      	mov	r3, r1
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	0099      	lsls	r1, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80047c6:	3301      	adds	r3, #1
 80047c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	6809      	ldr	r1, [r1, #0]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	69da      	ldr	r2, [r3, #28]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	431a      	orrs	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80047fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6911      	ldr	r1, [r2, #16]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	68d2      	ldr	r2, [r2, #12]
 800480a:	4311      	orrs	r1, r2
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	430b      	orrs	r3, r1
 8004812:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	695a      	ldr	r2, [r3, #20]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0201 	orr.w	r2, r2, #1
 800483e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2220      	movs	r2, #32
 800484a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	000186a0 	.word	0x000186a0
 800486c:	001e847f 	.word	0x001e847f
 8004870:	003d08ff 	.word	0x003d08ff
 8004874:	431bde83 	.word	0x431bde83
 8004878:	10624dd3 	.word	0x10624dd3

0800487c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e267      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d075      	beq.n	8004986 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800489a:	4b88      	ldr	r3, [pc, #544]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 030c 	and.w	r3, r3, #12
 80048a2:	2b04      	cmp	r3, #4
 80048a4:	d00c      	beq.n	80048c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048a6:	4b85      	ldr	r3, [pc, #532]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048ae:	2b08      	cmp	r3, #8
 80048b0:	d112      	bne.n	80048d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048b2:	4b82      	ldr	r3, [pc, #520]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048be:	d10b      	bne.n	80048d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c0:	4b7e      	ldr	r3, [pc, #504]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d05b      	beq.n	8004984 <HAL_RCC_OscConfig+0x108>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d157      	bne.n	8004984 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e242      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048e0:	d106      	bne.n	80048f0 <HAL_RCC_OscConfig+0x74>
 80048e2:	4b76      	ldr	r3, [pc, #472]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a75      	ldr	r2, [pc, #468]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80048e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	e01d      	b.n	800492c <HAL_RCC_OscConfig+0xb0>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048f8:	d10c      	bne.n	8004914 <HAL_RCC_OscConfig+0x98>
 80048fa:	4b70      	ldr	r3, [pc, #448]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a6f      	ldr	r2, [pc, #444]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	4b6d      	ldr	r3, [pc, #436]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6c      	ldr	r2, [pc, #432]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 800490c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	e00b      	b.n	800492c <HAL_RCC_OscConfig+0xb0>
 8004914:	4b69      	ldr	r3, [pc, #420]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a68      	ldr	r2, [pc, #416]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 800491a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	4b66      	ldr	r3, [pc, #408]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a65      	ldr	r2, [pc, #404]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800492a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d013      	beq.n	800495c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004934:	f7fe fb52 	bl	8002fdc <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800493c:	f7fe fb4e 	bl	8002fdc <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b64      	cmp	r3, #100	@ 0x64
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e207      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494e:	4b5b      	ldr	r3, [pc, #364]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0xc0>
 800495a:	e014      	b.n	8004986 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495c:	f7fe fb3e 	bl	8002fdc <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004964:	f7fe fb3a 	bl	8002fdc <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	@ 0x64
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e1f3      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004976:	4b51      	ldr	r3, [pc, #324]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1f0      	bne.n	8004964 <HAL_RCC_OscConfig+0xe8>
 8004982:	e000      	b.n	8004986 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d063      	beq.n	8004a5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004992:	4b4a      	ldr	r3, [pc, #296]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 030c 	and.w	r3, r3, #12
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00b      	beq.n	80049b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800499e:	4b47      	ldr	r3, [pc, #284]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049a6:	2b08      	cmp	r3, #8
 80049a8:	d11c      	bne.n	80049e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049aa:	4b44      	ldr	r3, [pc, #272]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d116      	bne.n	80049e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049b6:	4b41      	ldr	r3, [pc, #260]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d005      	beq.n	80049ce <HAL_RCC_OscConfig+0x152>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d001      	beq.n	80049ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e1c7      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ce:	4b3b      	ldr	r3, [pc, #236]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	4937      	ldr	r1, [pc, #220]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049e2:	e03a      	b.n	8004a5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d020      	beq.n	8004a2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ec:	4b34      	ldr	r3, [pc, #208]	@ (8004ac0 <HAL_RCC_OscConfig+0x244>)
 80049ee:	2201      	movs	r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f2:	f7fe faf3 	bl	8002fdc <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049fa:	f7fe faef 	bl	8002fdc <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e1a8      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a18:	4b28      	ldr	r3, [pc, #160]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	4925      	ldr	r1, [pc, #148]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	600b      	str	r3, [r1, #0]
 8004a2c:	e015      	b.n	8004a5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a2e:	4b24      	ldr	r3, [pc, #144]	@ (8004ac0 <HAL_RCC_OscConfig+0x244>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a34:	f7fe fad2 	bl	8002fdc <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a3a:	e008      	b.n	8004a4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a3c:	f7fe face 	bl	8002fdc <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e187      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1f0      	bne.n	8004a3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d036      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d016      	beq.n	8004a9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a6e:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <HAL_RCC_OscConfig+0x248>)
 8004a70:	2201      	movs	r2, #1
 8004a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a74:	f7fe fab2 	bl	8002fdc <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a7c:	f7fe faae 	bl	8002fdc <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e167      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8004abc <HAL_RCC_OscConfig+0x240>)
 8004a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0f0      	beq.n	8004a7c <HAL_RCC_OscConfig+0x200>
 8004a9a:	e01b      	b.n	8004ad4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a9c:	4b09      	ldr	r3, [pc, #36]	@ (8004ac4 <HAL_RCC_OscConfig+0x248>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aa2:	f7fe fa9b 	bl	8002fdc <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aa8:	e00e      	b.n	8004ac8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aaa:	f7fe fa97 	bl	8002fdc <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d907      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e150      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
 8004abc:	40023800 	.word	0x40023800
 8004ac0:	42470000 	.word	0x42470000
 8004ac4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ac8:	4b88      	ldr	r3, [pc, #544]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004aca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1ea      	bne.n	8004aaa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8097 	beq.w	8004c10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ae6:	4b81      	ldr	r3, [pc, #516]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10f      	bne.n	8004b12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004af2:	2300      	movs	r3, #0
 8004af4:	60bb      	str	r3, [r7, #8]
 8004af6:	4b7d      	ldr	r3, [pc, #500]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afa:	4a7c      	ldr	r2, [pc, #496]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b02:	4b7a      	ldr	r3, [pc, #488]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b0a:	60bb      	str	r3, [r7, #8]
 8004b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b12:	4b77      	ldr	r3, [pc, #476]	@ (8004cf0 <HAL_RCC_OscConfig+0x474>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d118      	bne.n	8004b50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b1e:	4b74      	ldr	r3, [pc, #464]	@ (8004cf0 <HAL_RCC_OscConfig+0x474>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a73      	ldr	r2, [pc, #460]	@ (8004cf0 <HAL_RCC_OscConfig+0x474>)
 8004b24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b2a:	f7fe fa57 	bl	8002fdc <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b30:	e008      	b.n	8004b44 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b32:	f7fe fa53 	bl	8002fdc <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d901      	bls.n	8004b44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e10c      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b44:	4b6a      	ldr	r3, [pc, #424]	@ (8004cf0 <HAL_RCC_OscConfig+0x474>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d0f0      	beq.n	8004b32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d106      	bne.n	8004b66 <HAL_RCC_OscConfig+0x2ea>
 8004b58:	4b64      	ldr	r3, [pc, #400]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5c:	4a63      	ldr	r2, [pc, #396]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b5e:	f043 0301 	orr.w	r3, r3, #1
 8004b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b64:	e01c      	b.n	8004ba0 <HAL_RCC_OscConfig+0x324>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b05      	cmp	r3, #5
 8004b6c:	d10c      	bne.n	8004b88 <HAL_RCC_OscConfig+0x30c>
 8004b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b72:	4a5e      	ldr	r2, [pc, #376]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b74:	f043 0304 	orr.w	r3, r3, #4
 8004b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b7a:	4b5c      	ldr	r3, [pc, #368]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b7e:	4a5b      	ldr	r2, [pc, #364]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b80:	f043 0301 	orr.w	r3, r3, #1
 8004b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b86:	e00b      	b.n	8004ba0 <HAL_RCC_OscConfig+0x324>
 8004b88:	4b58      	ldr	r3, [pc, #352]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8c:	4a57      	ldr	r2, [pc, #348]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b8e:	f023 0301 	bic.w	r3, r3, #1
 8004b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b94:	4b55      	ldr	r3, [pc, #340]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b98:	4a54      	ldr	r2, [pc, #336]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004b9a:	f023 0304 	bic.w	r3, r3, #4
 8004b9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d015      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba8:	f7fe fa18 	bl	8002fdc <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bae:	e00a      	b.n	8004bc6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bb0:	f7fe fa14 	bl	8002fdc <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e0cb      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc6:	4b49      	ldr	r3, [pc, #292]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0ee      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x334>
 8004bd2:	e014      	b.n	8004bfe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bd4:	f7fe fa02 	bl	8002fdc <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bda:	e00a      	b.n	8004bf2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bdc:	f7fe f9fe 	bl	8002fdc <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e0b5      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1ee      	bne.n	8004bdc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bfe:	7dfb      	ldrb	r3, [r7, #23]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d105      	bne.n	8004c10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c04:	4b39      	ldr	r3, [pc, #228]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c08:	4a38      	ldr	r2, [pc, #224]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004c0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c0e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f000 80a1 	beq.w	8004d5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c1a:	4b34      	ldr	r3, [pc, #208]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
 8004c22:	2b08      	cmp	r3, #8
 8004c24:	d05c      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d141      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2e:	4b31      	ldr	r3, [pc, #196]	@ (8004cf4 <HAL_RCC_OscConfig+0x478>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c34:	f7fe f9d2 	bl	8002fdc <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c3c:	f7fe f9ce 	bl	8002fdc <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e087      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4e:	4b27      	ldr	r3, [pc, #156]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1f0      	bne.n	8004c3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69da      	ldr	r2, [r3, #28]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	431a      	orrs	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c68:	019b      	lsls	r3, r3, #6
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c70:	085b      	lsrs	r3, r3, #1
 8004c72:	3b01      	subs	r3, #1
 8004c74:	041b      	lsls	r3, r3, #16
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7c:	061b      	lsls	r3, r3, #24
 8004c7e:	491b      	ldr	r1, [pc, #108]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c84:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf4 <HAL_RCC_OscConfig+0x478>)
 8004c86:	2201      	movs	r2, #1
 8004c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c8a:	f7fe f9a7 	bl	8002fdc <HAL_GetTick>
 8004c8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c90:	e008      	b.n	8004ca4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c92:	f7fe f9a3 	bl	8002fdc <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d901      	bls.n	8004ca4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e05c      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca4:	4b11      	ldr	r3, [pc, #68]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d0f0      	beq.n	8004c92 <HAL_RCC_OscConfig+0x416>
 8004cb0:	e054      	b.n	8004d5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb2:	4b10      	ldr	r3, [pc, #64]	@ (8004cf4 <HAL_RCC_OscConfig+0x478>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cb8:	f7fe f990 	bl	8002fdc <HAL_GetTick>
 8004cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cbe:	e008      	b.n	8004cd2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cc0:	f7fe f98c 	bl	8002fdc <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e045      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cd2:	4b06      	ldr	r3, [pc, #24]	@ (8004cec <HAL_RCC_OscConfig+0x470>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f0      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x444>
 8004cde:	e03d      	b.n	8004d5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d107      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e038      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
 8004cec:	40023800 	.word	0x40023800
 8004cf0:	40007000 	.word	0x40007000
 8004cf4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d68 <HAL_RCC_OscConfig+0x4ec>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d028      	beq.n	8004d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d121      	bne.n	8004d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d11a      	bne.n	8004d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d28:	4013      	ands	r3, r2
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d111      	bne.n	8004d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3e:	085b      	lsrs	r3, r3, #1
 8004d40:	3b01      	subs	r3, #1
 8004d42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d107      	bne.n	8004d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d001      	beq.n	8004d5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e000      	b.n	8004d5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3718      	adds	r7, #24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	40023800 	.word	0x40023800

08004d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e0cc      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d80:	4b68      	ldr	r3, [pc, #416]	@ (8004f24 <HAL_RCC_ClockConfig+0x1b8>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d90c      	bls.n	8004da8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d8e:	4b65      	ldr	r3, [pc, #404]	@ (8004f24 <HAL_RCC_ClockConfig+0x1b8>)
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d96:	4b63      	ldr	r3, [pc, #396]	@ (8004f24 <HAL_RCC_ClockConfig+0x1b8>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d001      	beq.n	8004da8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0b8      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0302 	and.w	r3, r3, #2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d020      	beq.n	8004df6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dc0:	4b59      	ldr	r3, [pc, #356]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	4a58      	ldr	r2, [pc, #352]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004dca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0308 	and.w	r3, r3, #8
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d005      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004dd8:	4b53      	ldr	r3, [pc, #332]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	4a52      	ldr	r2, [pc, #328]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004de2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004de4:	4b50      	ldr	r3, [pc, #320]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	494d      	ldr	r1, [pc, #308]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d044      	beq.n	8004e8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d107      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e0a:	4b47      	ldr	r3, [pc, #284]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d119      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e07f      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d003      	beq.n	8004e2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e26:	2b03      	cmp	r3, #3
 8004e28:	d107      	bne.n	8004e3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d109      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e06f      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e067      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e4a:	4b37      	ldr	r3, [pc, #220]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f023 0203 	bic.w	r2, r3, #3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	4934      	ldr	r1, [pc, #208]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e5c:	f7fe f8be 	bl	8002fdc <HAL_GetTick>
 8004e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e62:	e00a      	b.n	8004e7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e64:	f7fe f8ba 	bl	8002fdc <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e04f      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 020c 	and.w	r2, r3, #12
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d1eb      	bne.n	8004e64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e8c:	4b25      	ldr	r3, [pc, #148]	@ (8004f24 <HAL_RCC_ClockConfig+0x1b8>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0307 	and.w	r3, r3, #7
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d20c      	bcs.n	8004eb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9a:	4b22      	ldr	r3, [pc, #136]	@ (8004f24 <HAL_RCC_ClockConfig+0x1b8>)
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	b2d2      	uxtb	r2, r2
 8004ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ea2:	4b20      	ldr	r3, [pc, #128]	@ (8004f24 <HAL_RCC_ClockConfig+0x1b8>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	683a      	ldr	r2, [r7, #0]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d001      	beq.n	8004eb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e032      	b.n	8004f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d008      	beq.n	8004ed2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ec0:	4b19      	ldr	r3, [pc, #100]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	4916      	ldr	r1, [pc, #88]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d009      	beq.n	8004ef2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ede:	4b12      	ldr	r3, [pc, #72]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	490e      	ldr	r1, [pc, #56]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ef2:	f000 f821 	bl	8004f38 <HAL_RCC_GetSysClockFreq>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f28 <HAL_RCC_ClockConfig+0x1bc>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	091b      	lsrs	r3, r3, #4
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	490a      	ldr	r1, [pc, #40]	@ (8004f2c <HAL_RCC_ClockConfig+0x1c0>)
 8004f04:	5ccb      	ldrb	r3, [r1, r3]
 8004f06:	fa22 f303 	lsr.w	r3, r2, r3
 8004f0a:	4a09      	ldr	r2, [pc, #36]	@ (8004f30 <HAL_RCC_ClockConfig+0x1c4>)
 8004f0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f0e:	4b09      	ldr	r3, [pc, #36]	@ (8004f34 <HAL_RCC_ClockConfig+0x1c8>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7fe f81e 	bl	8002f54 <HAL_InitTick>

  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3710      	adds	r7, #16
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40023c00 	.word	0x40023c00
 8004f28:	40023800 	.word	0x40023800
 8004f2c:	0800f614 	.word	0x0800f614
 8004f30:	20000008 	.word	0x20000008
 8004f34:	2000000c 	.word	0x2000000c

08004f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f3c:	b094      	sub	sp, #80	@ 0x50
 8004f3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f44:	2300      	movs	r3, #0
 8004f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f48:	2300      	movs	r3, #0
 8004f4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f50:	4b79      	ldr	r3, [pc, #484]	@ (8005138 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f003 030c 	and.w	r3, r3, #12
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d00d      	beq.n	8004f78 <HAL_RCC_GetSysClockFreq+0x40>
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	f200 80e1 	bhi.w	8005124 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d002      	beq.n	8004f6c <HAL_RCC_GetSysClockFreq+0x34>
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d003      	beq.n	8004f72 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f6a:	e0db      	b.n	8005124 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f6c:	4b73      	ldr	r3, [pc, #460]	@ (800513c <HAL_RCC_GetSysClockFreq+0x204>)
 8004f6e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004f70:	e0db      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f72:	4b73      	ldr	r3, [pc, #460]	@ (8005140 <HAL_RCC_GetSysClockFreq+0x208>)
 8004f74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f76:	e0d8      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f78:	4b6f      	ldr	r3, [pc, #444]	@ (8005138 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f80:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f82:	4b6d      	ldr	r3, [pc, #436]	@ (8005138 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d063      	beq.n	8005056 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f8e:	4b6a      	ldr	r3, [pc, #424]	@ (8005138 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	099b      	lsrs	r3, r3, #6
 8004f94:	2200      	movs	r2, #0
 8004f96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fa0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004faa:	4622      	mov	r2, r4
 8004fac:	462b      	mov	r3, r5
 8004fae:	f04f 0000 	mov.w	r0, #0
 8004fb2:	f04f 0100 	mov.w	r1, #0
 8004fb6:	0159      	lsls	r1, r3, #5
 8004fb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fbc:	0150      	lsls	r0, r2, #5
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	4621      	mov	r1, r4
 8004fc4:	1a51      	subs	r1, r2, r1
 8004fc6:	6139      	str	r1, [r7, #16]
 8004fc8:	4629      	mov	r1, r5
 8004fca:	eb63 0301 	sbc.w	r3, r3, r1
 8004fce:	617b      	str	r3, [r7, #20]
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	f04f 0300 	mov.w	r3, #0
 8004fd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fdc:	4659      	mov	r1, fp
 8004fde:	018b      	lsls	r3, r1, #6
 8004fe0:	4651      	mov	r1, sl
 8004fe2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fe6:	4651      	mov	r1, sl
 8004fe8:	018a      	lsls	r2, r1, #6
 8004fea:	4651      	mov	r1, sl
 8004fec:	ebb2 0801 	subs.w	r8, r2, r1
 8004ff0:	4659      	mov	r1, fp
 8004ff2:	eb63 0901 	sbc.w	r9, r3, r1
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	f04f 0300 	mov.w	r3, #0
 8004ffe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005002:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005006:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800500a:	4690      	mov	r8, r2
 800500c:	4699      	mov	r9, r3
 800500e:	4623      	mov	r3, r4
 8005010:	eb18 0303 	adds.w	r3, r8, r3
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	462b      	mov	r3, r5
 8005018:	eb49 0303 	adc.w	r3, r9, r3
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	f04f 0200 	mov.w	r2, #0
 8005022:	f04f 0300 	mov.w	r3, #0
 8005026:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800502a:	4629      	mov	r1, r5
 800502c:	024b      	lsls	r3, r1, #9
 800502e:	4621      	mov	r1, r4
 8005030:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005034:	4621      	mov	r1, r4
 8005036:	024a      	lsls	r2, r1, #9
 8005038:	4610      	mov	r0, r2
 800503a:	4619      	mov	r1, r3
 800503c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800503e:	2200      	movs	r2, #0
 8005040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005042:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005044:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005048:	f7fb fe1e 	bl	8000c88 <__aeabi_uldivmod>
 800504c:	4602      	mov	r2, r0
 800504e:	460b      	mov	r3, r1
 8005050:	4613      	mov	r3, r2
 8005052:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005054:	e058      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005056:	4b38      	ldr	r3, [pc, #224]	@ (8005138 <HAL_RCC_GetSysClockFreq+0x200>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	099b      	lsrs	r3, r3, #6
 800505c:	2200      	movs	r2, #0
 800505e:	4618      	mov	r0, r3
 8005060:	4611      	mov	r1, r2
 8005062:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005066:	623b      	str	r3, [r7, #32]
 8005068:	2300      	movs	r3, #0
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
 800506c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005070:	4642      	mov	r2, r8
 8005072:	464b      	mov	r3, r9
 8005074:	f04f 0000 	mov.w	r0, #0
 8005078:	f04f 0100 	mov.w	r1, #0
 800507c:	0159      	lsls	r1, r3, #5
 800507e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005082:	0150      	lsls	r0, r2, #5
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	4641      	mov	r1, r8
 800508a:	ebb2 0a01 	subs.w	sl, r2, r1
 800508e:	4649      	mov	r1, r9
 8005090:	eb63 0b01 	sbc.w	fp, r3, r1
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050a8:	ebb2 040a 	subs.w	r4, r2, sl
 80050ac:	eb63 050b 	sbc.w	r5, r3, fp
 80050b0:	f04f 0200 	mov.w	r2, #0
 80050b4:	f04f 0300 	mov.w	r3, #0
 80050b8:	00eb      	lsls	r3, r5, #3
 80050ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050be:	00e2      	lsls	r2, r4, #3
 80050c0:	4614      	mov	r4, r2
 80050c2:	461d      	mov	r5, r3
 80050c4:	4643      	mov	r3, r8
 80050c6:	18e3      	adds	r3, r4, r3
 80050c8:	603b      	str	r3, [r7, #0]
 80050ca:	464b      	mov	r3, r9
 80050cc:	eb45 0303 	adc.w	r3, r5, r3
 80050d0:	607b      	str	r3, [r7, #4]
 80050d2:	f04f 0200 	mov.w	r2, #0
 80050d6:	f04f 0300 	mov.w	r3, #0
 80050da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050de:	4629      	mov	r1, r5
 80050e0:	028b      	lsls	r3, r1, #10
 80050e2:	4621      	mov	r1, r4
 80050e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050e8:	4621      	mov	r1, r4
 80050ea:	028a      	lsls	r2, r1, #10
 80050ec:	4610      	mov	r0, r2
 80050ee:	4619      	mov	r1, r3
 80050f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050f2:	2200      	movs	r2, #0
 80050f4:	61bb      	str	r3, [r7, #24]
 80050f6:	61fa      	str	r2, [r7, #28]
 80050f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050fc:	f7fb fdc4 	bl	8000c88 <__aeabi_uldivmod>
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	4613      	mov	r3, r2
 8005106:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005108:	4b0b      	ldr	r3, [pc, #44]	@ (8005138 <HAL_RCC_GetSysClockFreq+0x200>)
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	0c1b      	lsrs	r3, r3, #16
 800510e:	f003 0303 	and.w	r3, r3, #3
 8005112:	3301      	adds	r3, #1
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005118:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800511a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800511c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005120:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005122:	e002      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005124:	4b05      	ldr	r3, [pc, #20]	@ (800513c <HAL_RCC_GetSysClockFreq+0x204>)
 8005126:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800512a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800512c:	4618      	mov	r0, r3
 800512e:	3750      	adds	r7, #80	@ 0x50
 8005130:	46bd      	mov	sp, r7
 8005132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005136:	bf00      	nop
 8005138:	40023800 	.word	0x40023800
 800513c:	00f42400 	.word	0x00f42400
 8005140:	007a1200 	.word	0x007a1200

08005144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005148:	4b03      	ldr	r3, [pc, #12]	@ (8005158 <HAL_RCC_GetHCLKFreq+0x14>)
 800514a:	681b      	ldr	r3, [r3, #0]
}
 800514c:	4618      	mov	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	20000008 	.word	0x20000008

0800515c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005160:	f7ff fff0 	bl	8005144 <HAL_RCC_GetHCLKFreq>
 8005164:	4602      	mov	r2, r0
 8005166:	4b05      	ldr	r3, [pc, #20]	@ (800517c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	0a9b      	lsrs	r3, r3, #10
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	4903      	ldr	r1, [pc, #12]	@ (8005180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005172:	5ccb      	ldrb	r3, [r1, r3]
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005178:	4618      	mov	r0, r3
 800517a:	bd80      	pop	{r7, pc}
 800517c:	40023800 	.word	0x40023800
 8005180:	0800f624 	.word	0x0800f624

08005184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005188:	f7ff ffdc 	bl	8005144 <HAL_RCC_GetHCLKFreq>
 800518c:	4602      	mov	r2, r0
 800518e:	4b05      	ldr	r3, [pc, #20]	@ (80051a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	0b5b      	lsrs	r3, r3, #13
 8005194:	f003 0307 	and.w	r3, r3, #7
 8005198:	4903      	ldr	r1, [pc, #12]	@ (80051a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800519a:	5ccb      	ldrb	r3, [r1, r3]
 800519c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40023800 	.word	0x40023800
 80051a8:	0800f624 	.word	0x0800f624

080051ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e07b      	b.n	80052b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d108      	bne.n	80051d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051ce:	d009      	beq.n	80051e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	61da      	str	r2, [r3, #28]
 80051d6:	e005      	b.n	80051e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d106      	bne.n	8005204 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f7fd f9d6 	bl	80025b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800521a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800522c:	431a      	orrs	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	691b      	ldr	r3, [r3, #16]
 800523c:	f003 0302 	and.w	r3, r3, #2
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005254:	431a      	orrs	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800525e:	431a      	orrs	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005268:	ea42 0103 	orr.w	r1, r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005270:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	0c1b      	lsrs	r3, r3, #16
 8005282:	f003 0104 	and.w	r1, r3, #4
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	f003 0210 	and.w	r2, r3, #16
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	430a      	orrs	r2, r1
 8005294:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69da      	ldr	r2, [r3, #28]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b088      	sub	sp, #32
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	60f8      	str	r0, [r7, #12]
 80052c6:	60b9      	str	r1, [r7, #8]
 80052c8:	603b      	str	r3, [r7, #0]
 80052ca:	4613      	mov	r3, r2
 80052cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052ce:	2300      	movs	r3, #0
 80052d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_SPI_Transmit+0x22>
 80052dc:	2302      	movs	r3, #2
 80052de:	e126      	b.n	800552e <HAL_SPI_Transmit+0x270>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052e8:	f7fd fe78 	bl	8002fdc <HAL_GetTick>
 80052ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80052ee:	88fb      	ldrh	r3, [r7, #6]
 80052f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d002      	beq.n	8005304 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80052fe:	2302      	movs	r3, #2
 8005300:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005302:	e10b      	b.n	800551c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_SPI_Transmit+0x52>
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d102      	bne.n	8005316 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005314:	e102      	b.n	800551c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2203      	movs	r2, #3
 800531a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	88fa      	ldrh	r2, [r7, #6]
 800532e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	88fa      	ldrh	r2, [r7, #6]
 8005334:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800535c:	d10f      	bne.n	800537e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800536c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800537c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005388:	2b40      	cmp	r3, #64	@ 0x40
 800538a:	d007      	beq.n	800539c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800539a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053a4:	d14b      	bne.n	800543e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d002      	beq.n	80053b4 <HAL_SPI_Transmit+0xf6>
 80053ae:	8afb      	ldrh	r3, [r7, #22]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d13e      	bne.n	8005432 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b8:	881a      	ldrh	r2, [r3, #0]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053c4:	1c9a      	adds	r2, r3, #2
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	3b01      	subs	r3, #1
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053d8:	e02b      	b.n	8005432 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d112      	bne.n	800540e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ec:	881a      	ldrh	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f8:	1c9a      	adds	r2, r3, #2
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800540c:	e011      	b.n	8005432 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800540e:	f7fd fde5 	bl	8002fdc <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	429a      	cmp	r2, r3
 800541c:	d803      	bhi.n	8005426 <HAL_SPI_Transmit+0x168>
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005424:	d102      	bne.n	800542c <HAL_SPI_Transmit+0x16e>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d102      	bne.n	8005432 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005430:	e074      	b.n	800551c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005436:	b29b      	uxth	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1ce      	bne.n	80053da <HAL_SPI_Transmit+0x11c>
 800543c:	e04c      	b.n	80054d8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d002      	beq.n	800544c <HAL_SPI_Transmit+0x18e>
 8005446:	8afb      	ldrh	r3, [r7, #22]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d140      	bne.n	80054ce <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	330c      	adds	r3, #12
 8005456:	7812      	ldrb	r2, [r2, #0]
 8005458:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005472:	e02c      	b.n	80054ce <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b02      	cmp	r3, #2
 8005480:	d113      	bne.n	80054aa <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	330c      	adds	r3, #12
 800548c:	7812      	ldrb	r2, [r2, #0]
 800548e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005494:	1c5a      	adds	r2, r3, #1
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800549e:	b29b      	uxth	r3, r3
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80054a8:	e011      	b.n	80054ce <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054aa:	f7fd fd97 	bl	8002fdc <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	683a      	ldr	r2, [r7, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d803      	bhi.n	80054c2 <HAL_SPI_Transmit+0x204>
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c0:	d102      	bne.n	80054c8 <HAL_SPI_Transmit+0x20a>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d102      	bne.n	80054ce <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80054cc:	e026      	b.n	800551c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1cd      	bne.n	8005474 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	6839      	ldr	r1, [r7, #0]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 fbcb 	bl	8005c78 <SPI_EndRxTxTransaction>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2220      	movs	r2, #32
 80054ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10a      	bne.n	800550c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054f6:	2300      	movs	r3, #0
 80054f8:	613b      	str	r3, [r7, #16]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	613b      	str	r3, [r7, #16]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	613b      	str	r3, [r7, #16]
 800550a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	77fb      	strb	r3, [r7, #31]
 8005518:	e000      	b.n	800551c <HAL_SPI_Transmit+0x25e>
  }

error:
 800551a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800552c:	7ffb      	ldrb	r3, [r7, #31]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3720      	adds	r7, #32
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b088      	sub	sp, #32
 800553a:	af02      	add	r7, sp, #8
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	603b      	str	r3, [r7, #0]
 8005542:	4613      	mov	r3, r2
 8005544:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005552:	d112      	bne.n	800557a <HAL_SPI_Receive+0x44>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10e      	bne.n	800557a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2204      	movs	r2, #4
 8005560:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005564:	88fa      	ldrh	r2, [r7, #6]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	4613      	mov	r3, r2
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f000 f8f1 	bl	8005758 <HAL_SPI_TransmitReceive>
 8005576:	4603      	mov	r3, r0
 8005578:	e0ea      	b.n	8005750 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005580:	2b01      	cmp	r3, #1
 8005582:	d101      	bne.n	8005588 <HAL_SPI_Receive+0x52>
 8005584:	2302      	movs	r3, #2
 8005586:	e0e3      	b.n	8005750 <HAL_SPI_Receive+0x21a>
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005590:	f7fd fd24 	bl	8002fdc <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d002      	beq.n	80055a8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80055a2:	2302      	movs	r3, #2
 80055a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055a6:	e0ca      	b.n	800573e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d002      	beq.n	80055b4 <HAL_SPI_Receive+0x7e>
 80055ae:	88fb      	ldrh	r3, [r7, #6]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d102      	bne.n	80055ba <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055b8:	e0c1      	b.n	800573e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2204      	movs	r2, #4
 80055be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	88fa      	ldrh	r2, [r7, #6]
 80055d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	88fa      	ldrh	r2, [r7, #6]
 80055d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005600:	d10f      	bne.n	8005622 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005610:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005620:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562c:	2b40      	cmp	r3, #64	@ 0x40
 800562e:	d007      	beq.n	8005640 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800563e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d162      	bne.n	800570e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005648:	e02e      	b.n	80056a8 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b01      	cmp	r3, #1
 8005656:	d115      	bne.n	8005684 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f103 020c 	add.w	r2, r3, #12
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005664:	7812      	ldrb	r2, [r2, #0]
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005678:	b29b      	uxth	r3, r3
 800567a:	3b01      	subs	r3, #1
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005682:	e011      	b.n	80056a8 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005684:	f7fd fcaa 	bl	8002fdc <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	429a      	cmp	r2, r3
 8005692:	d803      	bhi.n	800569c <HAL_SPI_Receive+0x166>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800569a:	d102      	bne.n	80056a2 <HAL_SPI_Receive+0x16c>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d102      	bne.n	80056a8 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80056a6:	e04a      	b.n	800573e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1cb      	bne.n	800564a <HAL_SPI_Receive+0x114>
 80056b2:	e031      	b.n	8005718 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d113      	bne.n	80056ea <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056cc:	b292      	uxth	r2, r2
 80056ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	1c9a      	adds	r2, r3, #2
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056de:	b29b      	uxth	r3, r3
 80056e0:	3b01      	subs	r3, #1
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056e8:	e011      	b.n	800570e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ea:	f7fd fc77 	bl	8002fdc <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d803      	bhi.n	8005702 <HAL_SPI_Receive+0x1cc>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005700:	d102      	bne.n	8005708 <HAL_SPI_Receive+0x1d2>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d102      	bne.n	800570e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800570c:	e017      	b.n	800573e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005712:	b29b      	uxth	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1cd      	bne.n	80056b4 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	6839      	ldr	r1, [r7, #0]
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 fa45 	bl	8005bac <SPI_EndRxTransaction>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2220      	movs	r2, #32
 800572c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005732:	2b00      	cmp	r3, #0
 8005734:	d002      	beq.n	800573c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	75fb      	strb	r3, [r7, #23]
 800573a:	e000      	b.n	800573e <HAL_SPI_Receive+0x208>
  }

error :
 800573c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800574e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005750:	4618      	mov	r0, r3
 8005752:	3718      	adds	r7, #24
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08c      	sub	sp, #48	@ 0x30
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
 8005764:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005766:	2301      	movs	r3, #1
 8005768:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005776:	2b01      	cmp	r3, #1
 8005778:	d101      	bne.n	800577e <HAL_SPI_TransmitReceive+0x26>
 800577a:	2302      	movs	r3, #2
 800577c:	e18a      	b.n	8005a94 <HAL_SPI_TransmitReceive+0x33c>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005786:	f7fd fc29 	bl	8002fdc <HAL_GetTick>
 800578a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005792:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800579c:	887b      	ldrh	r3, [r7, #2]
 800579e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d00f      	beq.n	80057c8 <HAL_SPI_TransmitReceive+0x70>
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ae:	d107      	bne.n	80057c0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d103      	bne.n	80057c0 <HAL_SPI_TransmitReceive+0x68>
 80057b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057bc:	2b04      	cmp	r3, #4
 80057be:	d003      	beq.n	80057c8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80057c0:	2302      	movs	r3, #2
 80057c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80057c6:	e15b      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d005      	beq.n	80057da <HAL_SPI_TransmitReceive+0x82>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <HAL_SPI_TransmitReceive+0x82>
 80057d4:	887b      	ldrh	r3, [r7, #2]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d103      	bne.n	80057e2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80057e0:	e14e      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b04      	cmp	r3, #4
 80057ec:	d003      	beq.n	80057f6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2205      	movs	r2, #5
 80057f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	887a      	ldrh	r2, [r7, #2]
 8005806:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	887a      	ldrh	r2, [r7, #2]
 800580c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	68ba      	ldr	r2, [r7, #8]
 8005812:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	887a      	ldrh	r2, [r7, #2]
 8005818:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	887a      	ldrh	r2, [r7, #2]
 800581e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005836:	2b40      	cmp	r3, #64	@ 0x40
 8005838:	d007      	beq.n	800584a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005848:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005852:	d178      	bne.n	8005946 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d002      	beq.n	8005862 <HAL_SPI_TransmitReceive+0x10a>
 800585c:	8b7b      	ldrh	r3, [r7, #26]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d166      	bne.n	8005930 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005866:	881a      	ldrh	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005872:	1c9a      	adds	r2, r3, #2
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800587c:	b29b      	uxth	r3, r3
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005886:	e053      	b.n	8005930 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b02      	cmp	r3, #2
 8005894:	d11b      	bne.n	80058ce <HAL_SPI_TransmitReceive+0x176>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800589a:	b29b      	uxth	r3, r3
 800589c:	2b00      	cmp	r3, #0
 800589e:	d016      	beq.n	80058ce <HAL_SPI_TransmitReceive+0x176>
 80058a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d113      	bne.n	80058ce <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	881a      	ldrh	r2, [r3, #0]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b6:	1c9a      	adds	r2, r3, #2
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	3b01      	subs	r3, #1
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058ca:	2300      	movs	r3, #0
 80058cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d119      	bne.n	8005910 <HAL_SPI_TransmitReceive+0x1b8>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d014      	beq.n	8005910 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f0:	b292      	uxth	r2, r2
 80058f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f8:	1c9a      	adds	r2, r3, #2
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800590c:	2301      	movs	r3, #1
 800590e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005910:	f7fd fb64 	bl	8002fdc <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800591c:	429a      	cmp	r2, r3
 800591e:	d807      	bhi.n	8005930 <HAL_SPI_TransmitReceive+0x1d8>
 8005920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005926:	d003      	beq.n	8005930 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800592e:	e0a7      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005934:	b29b      	uxth	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1a6      	bne.n	8005888 <HAL_SPI_TransmitReceive+0x130>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593e:	b29b      	uxth	r3, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1a1      	bne.n	8005888 <HAL_SPI_TransmitReceive+0x130>
 8005944:	e07c      	b.n	8005a40 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <HAL_SPI_TransmitReceive+0x1fc>
 800594e:	8b7b      	ldrh	r3, [r7, #26]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d16b      	bne.n	8005a2c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	330c      	adds	r3, #12
 800595e:	7812      	ldrb	r2, [r2, #0]
 8005960:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005970:	b29b      	uxth	r3, r3
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800597a:	e057      	b.n	8005a2c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b02      	cmp	r3, #2
 8005988:	d11c      	bne.n	80059c4 <HAL_SPI_TransmitReceive+0x26c>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	d017      	beq.n	80059c4 <HAL_SPI_TransmitReceive+0x26c>
 8005994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005996:	2b01      	cmp	r3, #1
 8005998:	d114      	bne.n	80059c4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	330c      	adds	r3, #12
 80059a4:	7812      	ldrb	r2, [r2, #0]
 80059a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ac:	1c5a      	adds	r2, r3, #1
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	3b01      	subs	r3, #1
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059c0:	2300      	movs	r3, #0
 80059c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d119      	bne.n	8005a06 <HAL_SPI_TransmitReceive+0x2ae>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d014      	beq.n	8005a06 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e6:	b2d2      	uxtb	r2, r2
 80059e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ee:	1c5a      	adds	r2, r3, #1
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3b01      	subs	r3, #1
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a02:	2301      	movs	r3, #1
 8005a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a06:	f7fd fae9 	bl	8002fdc <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d803      	bhi.n	8005a1e <HAL_SPI_TransmitReceive+0x2c6>
 8005a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d102      	bne.n	8005a24 <HAL_SPI_TransmitReceive+0x2cc>
 8005a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d103      	bne.n	8005a2c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8005a2a:	e029      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1a2      	bne.n	800597c <HAL_SPI_TransmitReceive+0x224>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d19d      	bne.n	800597c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f000 f917 	bl	8005c78 <SPI_EndRxTxTransaction>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d006      	beq.n	8005a5e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005a5c:	e010      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10b      	bne.n	8005a7e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a66:	2300      	movs	r3, #0
 8005a68:	617b      	str	r3, [r7, #20]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	e000      	b.n	8005a80 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005a7e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005a90:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3730      	adds	r7, #48	@ 0x30
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b088      	sub	sp, #32
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	603b      	str	r3, [r7, #0]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005aac:	f7fd fa96 	bl	8002fdc <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab4:	1a9b      	subs	r3, r3, r2
 8005ab6:	683a      	ldr	r2, [r7, #0]
 8005ab8:	4413      	add	r3, r2
 8005aba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005abc:	f7fd fa8e 	bl	8002fdc <HAL_GetTick>
 8005ac0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ac2:	4b39      	ldr	r3, [pc, #228]	@ (8005ba8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	015b      	lsls	r3, r3, #5
 8005ac8:	0d1b      	lsrs	r3, r3, #20
 8005aca:	69fa      	ldr	r2, [r7, #28]
 8005acc:	fb02 f303 	mul.w	r3, r2, r3
 8005ad0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ad2:	e054      	b.n	8005b7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ada:	d050      	beq.n	8005b7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005adc:	f7fd fa7e 	bl	8002fdc <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	69fa      	ldr	r2, [r7, #28]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d902      	bls.n	8005af2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d13d      	bne.n	8005b6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	685a      	ldr	r2, [r3, #4]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b0a:	d111      	bne.n	8005b30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b14:	d004      	beq.n	8005b20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b1e:	d107      	bne.n	8005b30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b38:	d10f      	bne.n	8005b5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b48:	601a      	str	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e017      	b.n	8005b9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d101      	bne.n	8005b78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	4013      	ands	r3, r2
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	bf0c      	ite	eq
 8005b8e:	2301      	moveq	r3, #1
 8005b90:	2300      	movne	r3, #0
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	461a      	mov	r2, r3
 8005b96:	79fb      	ldrb	r3, [r7, #7]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d19b      	bne.n	8005ad4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3720      	adds	r7, #32
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	20000008 	.word	0x20000008

08005bac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b086      	sub	sp, #24
 8005bb0:	af02      	add	r7, sp, #8
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bc0:	d111      	bne.n	8005be6 <SPI_EndRxTransaction+0x3a>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bca:	d004      	beq.n	8005bd6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bd4:	d107      	bne.n	8005be6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005be4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bee:	d12a      	bne.n	8005c46 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf8:	d012      	beq.n	8005c20 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	9300      	str	r3, [sp, #0]
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	2200      	movs	r2, #0
 8005c02:	2180      	movs	r1, #128	@ 0x80
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f7ff ff49 	bl	8005a9c <SPI_WaitFlagStateUntilTimeout>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d02d      	beq.n	8005c6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c14:	f043 0220 	orr.w	r2, r3, #32
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e026      	b.n	8005c6e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	2200      	movs	r2, #0
 8005c28:	2101      	movs	r1, #1
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f7ff ff36 	bl	8005a9c <SPI_WaitFlagStateUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d01a      	beq.n	8005c6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c3a:	f043 0220 	orr.w	r2, r3, #32
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e013      	b.n	8005c6e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	2101      	movs	r1, #1
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f7ff ff23 	bl	8005a9c <SPI_WaitFlagStateUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c60:	f043 0220 	orr.w	r2, r3, #32
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	e000      	b.n	8005c6e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af02      	add	r7, sp, #8
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c84:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf4 <SPI_EndRxTxTransaction+0x7c>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a1b      	ldr	r2, [pc, #108]	@ (8005cf8 <SPI_EndRxTxTransaction+0x80>)
 8005c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8e:	0d5b      	lsrs	r3, r3, #21
 8005c90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ca2:	d112      	bne.n	8005cca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2200      	movs	r2, #0
 8005cac:	2180      	movs	r1, #128	@ 0x80
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	f7ff fef4 	bl	8005a9c <SPI_WaitFlagStateUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d016      	beq.n	8005ce8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cbe:	f043 0220 	orr.w	r2, r3, #32
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e00f      	b.n	8005cea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ce0:	2b80      	cmp	r3, #128	@ 0x80
 8005ce2:	d0f2      	beq.n	8005cca <SPI_EndRxTxTransaction+0x52>
 8005ce4:	e000      	b.n	8005ce8 <SPI_EndRxTxTransaction+0x70>
        break;
 8005ce6:	bf00      	nop
  }

  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20000008 	.word	0x20000008
 8005cf8:	165e9f81 	.word	0x165e9f81

08005cfc <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e034      	b.n	8005d7c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d106      	bne.n	8005d2c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f7fb fbf6 	bl	8001518 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	3308      	adds	r3, #8
 8005d34:	4619      	mov	r1, r3
 8005d36:	4610      	mov	r0, r2
 8005d38:	f002 f84e 	bl	8007dd8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6818      	ldr	r0, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	461a      	mov	r2, r3
 8005d46:	68b9      	ldr	r1, [r7, #8]
 8005d48:	f002 f898 	bl	8007e7c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6858      	ldr	r0, [r3, #4]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d58:	6879      	ldr	r1, [r7, #4]
 8005d5a:	f002 f8cd 	bl	8007ef8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	6892      	ldr	r2, [r2, #8]
 8005d66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	6892      	ldr	r2, [r2, #8]
 8005d72:	f041 0101 	orr.w	r1, r1, #1
 8005d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3710      	adds	r7, #16
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e041      	b.n	8005e1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d106      	bne.n	8005db0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7fc fe8a 	bl	8002ac4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	f000 fc1a 	bl	80065fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
	...

08005e24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d001      	beq.n	8005e3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e046      	b.n	8005eca <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a23      	ldr	r2, [pc, #140]	@ (8005ed8 <HAL_TIM_Base_Start+0xb4>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d022      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e56:	d01d      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a1f      	ldr	r2, [pc, #124]	@ (8005edc <HAL_TIM_Base_Start+0xb8>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d018      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a1e      	ldr	r2, [pc, #120]	@ (8005ee0 <HAL_TIM_Base_Start+0xbc>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d013      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a1c      	ldr	r2, [pc, #112]	@ (8005ee4 <HAL_TIM_Base_Start+0xc0>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d00e      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ee8 <HAL_TIM_Base_Start+0xc4>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d009      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a19      	ldr	r2, [pc, #100]	@ (8005eec <HAL_TIM_Base_Start+0xc8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d004      	beq.n	8005e94 <HAL_TIM_Base_Start+0x70>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a18      	ldr	r2, [pc, #96]	@ (8005ef0 <HAL_TIM_Base_Start+0xcc>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d111      	bne.n	8005eb8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 0307 	and.w	r3, r3, #7
 8005e9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2b06      	cmp	r3, #6
 8005ea4:	d010      	beq.n	8005ec8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f042 0201 	orr.w	r2, r2, #1
 8005eb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eb6:	e007      	b.n	8005ec8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0201 	orr.w	r2, r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3714      	adds	r7, #20
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40010000 	.word	0x40010000
 8005edc:	40000400 	.word	0x40000400
 8005ee0:	40000800 	.word	0x40000800
 8005ee4:	40000c00 	.word	0x40000c00
 8005ee8:	40010400 	.word	0x40010400
 8005eec:	40014000 	.word	0x40014000
 8005ef0:	40001800 	.word	0x40001800

08005ef4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d001      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e04e      	b.n	8005faa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68da      	ldr	r2, [r3, #12]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f042 0201 	orr.w	r2, r2, #1
 8005f22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a23      	ldr	r2, [pc, #140]	@ (8005fb8 <HAL_TIM_Base_Start_IT+0xc4>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d022      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f36:	d01d      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005fbc <HAL_TIM_Base_Start_IT+0xc8>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d018      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d013      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d00e      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d009      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a19      	ldr	r2, [pc, #100]	@ (8005fcc <HAL_TIM_Base_Start_IT+0xd8>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d004      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x80>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a18      	ldr	r2, [pc, #96]	@ (8005fd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d111      	bne.n	8005f98 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f003 0307 	and.w	r3, r3, #7
 8005f7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2b06      	cmp	r3, #6
 8005f84:	d010      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0201 	orr.w	r2, r2, #1
 8005f94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f96:	e007      	b.n	8005fa8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0201 	orr.w	r2, r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40010000 	.word	0x40010000
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40010400 	.word	0x40010400
 8005fcc:	40014000 	.word	0x40014000
 8005fd0:	40001800 	.word	0x40001800

08005fd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e041      	b.n	800606a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d106      	bne.n	8006000 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f839 	bl	8006072 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2202      	movs	r2, #2
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	3304      	adds	r3, #4
 8006010:	4619      	mov	r1, r3
 8006012:	4610      	mov	r0, r2
 8006014:	f000 faf2 	bl	80065fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800607a:	bf00      	nop
 800607c:	370c      	adds	r7, #12
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr

08006086 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006086:	b580      	push	{r7, lr}
 8006088:	b082      	sub	sp, #8
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b02      	cmp	r3, #2
 800609a:	d122      	bne.n	80060e2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d11b      	bne.n	80060e2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f06f 0202 	mvn.w	r2, #2
 80060b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	f003 0303 	and.w	r3, r3, #3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fa78 	bl	80065be <HAL_TIM_IC_CaptureCallback>
 80060ce:	e005      	b.n	80060dc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fa6a 	bl	80065aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 fa7b 	bl	80065d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d122      	bne.n	8006136 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	f003 0304 	and.w	r3, r3, #4
 80060fa:	2b04      	cmp	r3, #4
 80060fc:	d11b      	bne.n	8006136 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f06f 0204 	mvn.w	r2, #4
 8006106:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006118:	2b00      	cmp	r3, #0
 800611a:	d003      	beq.n	8006124 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fa4e 	bl	80065be <HAL_TIM_IC_CaptureCallback>
 8006122:	e005      	b.n	8006130 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 fa40 	bl	80065aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 fa51 	bl	80065d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	f003 0308 	and.w	r3, r3, #8
 8006140:	2b08      	cmp	r3, #8
 8006142:	d122      	bne.n	800618a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b08      	cmp	r3, #8
 8006150:	d11b      	bne.n	800618a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f06f 0208 	mvn.w	r2, #8
 800615a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2204      	movs	r2, #4
 8006160:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	f003 0303 	and.w	r3, r3, #3
 800616c:	2b00      	cmp	r3, #0
 800616e:	d003      	beq.n	8006178 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 fa24 	bl	80065be <HAL_TIM_IC_CaptureCallback>
 8006176:	e005      	b.n	8006184 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fa16 	bl	80065aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 fa27 	bl	80065d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	f003 0310 	and.w	r3, r3, #16
 8006194:	2b10      	cmp	r3, #16
 8006196:	d122      	bne.n	80061de <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b10      	cmp	r3, #16
 80061a4:	d11b      	bne.n	80061de <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f06f 0210 	mvn.w	r2, #16
 80061ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2208      	movs	r2, #8
 80061b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f9fa 	bl	80065be <HAL_TIM_IC_CaptureCallback>
 80061ca:	e005      	b.n	80061d8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 f9ec 	bl	80065aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f9fd 	bl	80065d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d10e      	bne.n	800620a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d107      	bne.n	800620a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f06f 0201 	mvn.w	r2, #1
 8006202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7fc f973 	bl	80024f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006214:	2b80      	cmp	r3, #128	@ 0x80
 8006216:	d10e      	bne.n	8006236 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006222:	2b80      	cmp	r3, #128	@ 0x80
 8006224:	d107      	bne.n	8006236 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800622e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 fd53 	bl	8006cdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006240:	2b40      	cmp	r3, #64	@ 0x40
 8006242:	d10e      	bne.n	8006262 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800624e:	2b40      	cmp	r3, #64	@ 0x40
 8006250:	d107      	bne.n	8006262 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800625a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 f9c2 	bl	80065e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	f003 0320 	and.w	r3, r3, #32
 800626c:	2b20      	cmp	r3, #32
 800626e:	d10e      	bne.n	800628e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b20      	cmp	r3, #32
 800627c:	d107      	bne.n	800628e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f06f 0220 	mvn.w	r2, #32
 8006286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 fd1d 	bl	8006cc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062a4:	2300      	movs	r3, #0
 80062a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d101      	bne.n	80062b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80062b2:	2302      	movs	r3, #2
 80062b4:	e0ae      	b.n	8006414 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2b0c      	cmp	r3, #12
 80062c2:	f200 809f 	bhi.w	8006404 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80062c6:	a201      	add	r2, pc, #4	@ (adr r2, 80062cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	08006301 	.word	0x08006301
 80062d0:	08006405 	.word	0x08006405
 80062d4:	08006405 	.word	0x08006405
 80062d8:	08006405 	.word	0x08006405
 80062dc:	08006341 	.word	0x08006341
 80062e0:	08006405 	.word	0x08006405
 80062e4:	08006405 	.word	0x08006405
 80062e8:	08006405 	.word	0x08006405
 80062ec:	08006383 	.word	0x08006383
 80062f0:	08006405 	.word	0x08006405
 80062f4:	08006405 	.word	0x08006405
 80062f8:	08006405 	.word	0x08006405
 80062fc:	080063c3 	.word	0x080063c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68b9      	ldr	r1, [r7, #8]
 8006306:	4618      	mov	r0, r3
 8006308:	f000 fa18 	bl	800673c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	699a      	ldr	r2, [r3, #24]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f042 0208 	orr.w	r2, r2, #8
 800631a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	699a      	ldr	r2, [r3, #24]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f022 0204 	bic.w	r2, r2, #4
 800632a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6999      	ldr	r1, [r3, #24]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	691a      	ldr	r2, [r3, #16]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	430a      	orrs	r2, r1
 800633c:	619a      	str	r2, [r3, #24]
      break;
 800633e:	e064      	b.n	800640a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68b9      	ldr	r1, [r7, #8]
 8006346:	4618      	mov	r0, r3
 8006348:	f000 fa68 	bl	800681c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800635a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800636a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6999      	ldr	r1, [r3, #24]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	021a      	lsls	r2, r3, #8
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	430a      	orrs	r2, r1
 800637e:	619a      	str	r2, [r3, #24]
      break;
 8006380:	e043      	b.n	800640a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68b9      	ldr	r1, [r7, #8]
 8006388:	4618      	mov	r0, r3
 800638a:	f000 fabd 	bl	8006908 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	69da      	ldr	r2, [r3, #28]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f042 0208 	orr.w	r2, r2, #8
 800639c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	69da      	ldr	r2, [r3, #28]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 0204 	bic.w	r2, r2, #4
 80063ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	69d9      	ldr	r1, [r3, #28]
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	691a      	ldr	r2, [r3, #16]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	61da      	str	r2, [r3, #28]
      break;
 80063c0:	e023      	b.n	800640a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68b9      	ldr	r1, [r7, #8]
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 fb11 	bl	80069f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69da      	ldr	r2, [r3, #28]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	69da      	ldr	r2, [r3, #28]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	69d9      	ldr	r1, [r3, #28]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	021a      	lsls	r2, r3, #8
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	430a      	orrs	r2, r1
 8006400:	61da      	str	r2, [r3, #28]
      break;
 8006402:	e002      	b.n	800640a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	75fb      	strb	r3, [r7, #23]
      break;
 8006408:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006412:	7dfb      	ldrb	r3, [r7, #23]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3718      	adds	r7, #24
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006426:	2300      	movs	r3, #0
 8006428:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_TIM_ConfigClockSource+0x1c>
 8006434:	2302      	movs	r3, #2
 8006436:	e0b4      	b.n	80065a2 <HAL_TIM_ConfigClockSource+0x186>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800645e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006470:	d03e      	beq.n	80064f0 <HAL_TIM_ConfigClockSource+0xd4>
 8006472:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006476:	f200 8087 	bhi.w	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 800647a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800647e:	f000 8086 	beq.w	800658e <HAL_TIM_ConfigClockSource+0x172>
 8006482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006486:	d87f      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 8006488:	2b70      	cmp	r3, #112	@ 0x70
 800648a:	d01a      	beq.n	80064c2 <HAL_TIM_ConfigClockSource+0xa6>
 800648c:	2b70      	cmp	r3, #112	@ 0x70
 800648e:	d87b      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 8006490:	2b60      	cmp	r3, #96	@ 0x60
 8006492:	d050      	beq.n	8006536 <HAL_TIM_ConfigClockSource+0x11a>
 8006494:	2b60      	cmp	r3, #96	@ 0x60
 8006496:	d877      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 8006498:	2b50      	cmp	r3, #80	@ 0x50
 800649a:	d03c      	beq.n	8006516 <HAL_TIM_ConfigClockSource+0xfa>
 800649c:	2b50      	cmp	r3, #80	@ 0x50
 800649e:	d873      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 80064a0:	2b40      	cmp	r3, #64	@ 0x40
 80064a2:	d058      	beq.n	8006556 <HAL_TIM_ConfigClockSource+0x13a>
 80064a4:	2b40      	cmp	r3, #64	@ 0x40
 80064a6:	d86f      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 80064a8:	2b30      	cmp	r3, #48	@ 0x30
 80064aa:	d064      	beq.n	8006576 <HAL_TIM_ConfigClockSource+0x15a>
 80064ac:	2b30      	cmp	r3, #48	@ 0x30
 80064ae:	d86b      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d060      	beq.n	8006576 <HAL_TIM_ConfigClockSource+0x15a>
 80064b4:	2b20      	cmp	r3, #32
 80064b6:	d867      	bhi.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d05c      	beq.n	8006576 <HAL_TIM_ConfigClockSource+0x15a>
 80064bc:	2b10      	cmp	r3, #16
 80064be:	d05a      	beq.n	8006576 <HAL_TIM_ConfigClockSource+0x15a>
 80064c0:	e062      	b.n	8006588 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	6899      	ldr	r1, [r3, #8]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	f000 fb5d 	bl	8006b90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80064e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	609a      	str	r2, [r3, #8]
      break;
 80064ee:	e04f      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6818      	ldr	r0, [r3, #0]
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	6899      	ldr	r1, [r3, #8]
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f000 fb46 	bl	8006b90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689a      	ldr	r2, [r3, #8]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006512:	609a      	str	r2, [r3, #8]
      break;
 8006514:	e03c      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6818      	ldr	r0, [r3, #0]
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	6859      	ldr	r1, [r3, #4]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	461a      	mov	r2, r3
 8006524:	f000 faba 	bl	8006a9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2150      	movs	r1, #80	@ 0x50
 800652e:	4618      	mov	r0, r3
 8006530:	f000 fb13 	bl	8006b5a <TIM_ITRx_SetConfig>
      break;
 8006534:	e02c      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6818      	ldr	r0, [r3, #0]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	6859      	ldr	r1, [r3, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	461a      	mov	r2, r3
 8006544:	f000 fad9 	bl	8006afa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2160      	movs	r1, #96	@ 0x60
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fb03 	bl	8006b5a <TIM_ITRx_SetConfig>
      break;
 8006554:	e01c      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6818      	ldr	r0, [r3, #0]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	6859      	ldr	r1, [r3, #4]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	461a      	mov	r2, r3
 8006564:	f000 fa9a 	bl	8006a9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2140      	movs	r1, #64	@ 0x40
 800656e:	4618      	mov	r0, r3
 8006570:	f000 faf3 	bl	8006b5a <TIM_ITRx_SetConfig>
      break;
 8006574:	e00c      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4619      	mov	r1, r3
 8006580:	4610      	mov	r0, r2
 8006582:	f000 faea 	bl	8006b5a <TIM_ITRx_SetConfig>
      break;
 8006586:	e003      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	73fb      	strb	r3, [r7, #15]
      break;
 800658c:	e000      	b.n	8006590 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800658e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b083      	sub	sp, #12
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065b2:	bf00      	nop
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr

080065be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065be:	b480      	push	{r7}
 80065c0:	b083      	sub	sp, #12
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065c6:	bf00      	nop
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065da:	bf00      	nop
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
	...

080065fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a40      	ldr	r2, [pc, #256]	@ (8006710 <TIM_Base_SetConfig+0x114>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d013      	beq.n	800663c <TIM_Base_SetConfig+0x40>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800661a:	d00f      	beq.n	800663c <TIM_Base_SetConfig+0x40>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a3d      	ldr	r2, [pc, #244]	@ (8006714 <TIM_Base_SetConfig+0x118>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d00b      	beq.n	800663c <TIM_Base_SetConfig+0x40>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a3c      	ldr	r2, [pc, #240]	@ (8006718 <TIM_Base_SetConfig+0x11c>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d007      	beq.n	800663c <TIM_Base_SetConfig+0x40>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a3b      	ldr	r2, [pc, #236]	@ (800671c <TIM_Base_SetConfig+0x120>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d003      	beq.n	800663c <TIM_Base_SetConfig+0x40>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a3a      	ldr	r2, [pc, #232]	@ (8006720 <TIM_Base_SetConfig+0x124>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d108      	bne.n	800664e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006642:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	4313      	orrs	r3, r2
 800664c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a2f      	ldr	r2, [pc, #188]	@ (8006710 <TIM_Base_SetConfig+0x114>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d02b      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800665c:	d027      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a2c      	ldr	r2, [pc, #176]	@ (8006714 <TIM_Base_SetConfig+0x118>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d023      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a2b      	ldr	r2, [pc, #172]	@ (8006718 <TIM_Base_SetConfig+0x11c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d01f      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a2a      	ldr	r2, [pc, #168]	@ (800671c <TIM_Base_SetConfig+0x120>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d01b      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a29      	ldr	r2, [pc, #164]	@ (8006720 <TIM_Base_SetConfig+0x124>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d017      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a28      	ldr	r2, [pc, #160]	@ (8006724 <TIM_Base_SetConfig+0x128>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d013      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a27      	ldr	r2, [pc, #156]	@ (8006728 <TIM_Base_SetConfig+0x12c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00f      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a26      	ldr	r2, [pc, #152]	@ (800672c <TIM_Base_SetConfig+0x130>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d00b      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a25      	ldr	r2, [pc, #148]	@ (8006730 <TIM_Base_SetConfig+0x134>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d007      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a24      	ldr	r2, [pc, #144]	@ (8006734 <TIM_Base_SetConfig+0x138>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d003      	beq.n	80066ae <TIM_Base_SetConfig+0xb2>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a23      	ldr	r2, [pc, #140]	@ (8006738 <TIM_Base_SetConfig+0x13c>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d108      	bne.n	80066c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a0a      	ldr	r2, [pc, #40]	@ (8006710 <TIM_Base_SetConfig+0x114>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d003      	beq.n	80066f4 <TIM_Base_SetConfig+0xf8>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a0c      	ldr	r2, [pc, #48]	@ (8006720 <TIM_Base_SetConfig+0x124>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d103      	bne.n	80066fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	691a      	ldr	r2, [r3, #16]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	615a      	str	r2, [r3, #20]
}
 8006702:	bf00      	nop
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	40010000 	.word	0x40010000
 8006714:	40000400 	.word	0x40000400
 8006718:	40000800 	.word	0x40000800
 800671c:	40000c00 	.word	0x40000c00
 8006720:	40010400 	.word	0x40010400
 8006724:	40014000 	.word	0x40014000
 8006728:	40014400 	.word	0x40014400
 800672c:	40014800 	.word	0x40014800
 8006730:	40001800 	.word	0x40001800
 8006734:	40001c00 	.word	0x40001c00
 8006738:	40002000 	.word	0x40002000

0800673c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800673c:	b480      	push	{r7}
 800673e:	b087      	sub	sp, #28
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	f023 0201 	bic.w	r2, r3, #1
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800676a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0303 	bic.w	r3, r3, #3
 8006772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	f023 0302 	bic.w	r3, r3, #2
 8006784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	4313      	orrs	r3, r2
 800678e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a20      	ldr	r2, [pc, #128]	@ (8006814 <TIM_OC1_SetConfig+0xd8>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d003      	beq.n	80067a0 <TIM_OC1_SetConfig+0x64>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a1f      	ldr	r2, [pc, #124]	@ (8006818 <TIM_OC1_SetConfig+0xdc>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d10c      	bne.n	80067ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	f023 0308 	bic.w	r3, r3, #8
 80067a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f023 0304 	bic.w	r3, r3, #4
 80067b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a15      	ldr	r2, [pc, #84]	@ (8006814 <TIM_OC1_SetConfig+0xd8>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d003      	beq.n	80067ca <TIM_OC1_SetConfig+0x8e>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a14      	ldr	r2, [pc, #80]	@ (8006818 <TIM_OC1_SetConfig+0xdc>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d111      	bne.n	80067ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	621a      	str	r2, [r3, #32]
}
 8006808:	bf00      	nop
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	40010000 	.word	0x40010000
 8006818:	40010400 	.word	0x40010400

0800681c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	f023 0210 	bic.w	r2, r3, #16
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	699b      	ldr	r3, [r3, #24]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800684a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006852:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	021b      	lsls	r3, r3, #8
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f023 0320 	bic.w	r3, r3, #32
 8006866:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	697a      	ldr	r2, [r7, #20]
 8006870:	4313      	orrs	r3, r2
 8006872:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a22      	ldr	r2, [pc, #136]	@ (8006900 <TIM_OC2_SetConfig+0xe4>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d003      	beq.n	8006884 <TIM_OC2_SetConfig+0x68>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a21      	ldr	r2, [pc, #132]	@ (8006904 <TIM_OC2_SetConfig+0xe8>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d10d      	bne.n	80068a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800688a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	011b      	lsls	r3, r3, #4
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	4313      	orrs	r3, r2
 8006896:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800689e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a17      	ldr	r2, [pc, #92]	@ (8006900 <TIM_OC2_SetConfig+0xe4>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d003      	beq.n	80068b0 <TIM_OC2_SetConfig+0x94>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a16      	ldr	r2, [pc, #88]	@ (8006904 <TIM_OC2_SetConfig+0xe8>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d113      	bne.n	80068d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	697a      	ldr	r2, [r7, #20]
 80068f0:	621a      	str	r2, [r3, #32]
}
 80068f2:	bf00      	nop
 80068f4:	371c      	adds	r7, #28
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	40010000 	.word	0x40010000
 8006904:	40010400 	.word	0x40010400

08006908 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0303 	bic.w	r3, r3, #3
 800693e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	4313      	orrs	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a21      	ldr	r2, [pc, #132]	@ (80069e8 <TIM_OC3_SetConfig+0xe0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d003      	beq.n	800696e <TIM_OC3_SetConfig+0x66>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a20      	ldr	r2, [pc, #128]	@ (80069ec <TIM_OC3_SetConfig+0xe4>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d10d      	bne.n	800698a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006974:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	021b      	lsls	r3, r3, #8
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	4313      	orrs	r3, r2
 8006980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a16      	ldr	r2, [pc, #88]	@ (80069e8 <TIM_OC3_SetConfig+0xe0>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d003      	beq.n	800699a <TIM_OC3_SetConfig+0x92>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a15      	ldr	r2, [pc, #84]	@ (80069ec <TIM_OC3_SetConfig+0xe4>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d113      	bne.n	80069c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	011b      	lsls	r3, r3, #4
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	4313      	orrs	r3, r2
 80069c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	685a      	ldr	r2, [r3, #4]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	621a      	str	r2, [r3, #32]
}
 80069dc:	bf00      	nop
 80069de:	371c      	adds	r7, #28
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr
 80069e8:	40010000 	.word	0x40010000
 80069ec:	40010400 	.word	0x40010400

080069f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	021b      	lsls	r3, r3, #8
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	031b      	lsls	r3, r3, #12
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a12      	ldr	r2, [pc, #72]	@ (8006a94 <TIM_OC4_SetConfig+0xa4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d003      	beq.n	8006a58 <TIM_OC4_SetConfig+0x68>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a11      	ldr	r2, [pc, #68]	@ (8006a98 <TIM_OC4_SetConfig+0xa8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d109      	bne.n	8006a6c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	019b      	lsls	r3, r3, #6
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	621a      	str	r2, [r3, #32]
}
 8006a86:	bf00      	nop
 8006a88:	371c      	adds	r7, #28
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	40010000 	.word	0x40010000
 8006a98:	40010400 	.word	0x40010400

08006a9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6a1b      	ldr	r3, [r3, #32]
 8006aac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	f023 0201 	bic.w	r2, r3, #1
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	011b      	lsls	r3, r3, #4
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	f023 030a 	bic.w	r3, r3, #10
 8006ad8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ada:	697a      	ldr	r2, [r7, #20]
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	621a      	str	r2, [r3, #32]
}
 8006aee:	bf00      	nop
 8006af0:	371c      	adds	r7, #28
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b087      	sub	sp, #28
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	60f8      	str	r0, [r7, #12]
 8006b02:	60b9      	str	r1, [r7, #8]
 8006b04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	f023 0210 	bic.w	r2, r3, #16
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	031b      	lsls	r3, r3, #12
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b36:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	693a      	ldr	r2, [r7, #16]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	621a      	str	r2, [r3, #32]
}
 8006b4e:	bf00      	nop
 8006b50:	371c      	adds	r7, #28
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr

08006b5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b085      	sub	sp, #20
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
 8006b62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b72:	683a      	ldr	r2, [r7, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	f043 0307 	orr.w	r3, r3, #7
 8006b7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	609a      	str	r2, [r3, #8]
}
 8006b84:	bf00      	nop
 8006b86:	3714      	adds	r7, #20
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006baa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	021a      	lsls	r2, r3, #8
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	609a      	str	r2, [r3, #8]
}
 8006bc4:	bf00      	nop
 8006bc6:	371c      	adds	r7, #28
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d101      	bne.n	8006be8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006be4:	2302      	movs	r3, #2
 8006be6:	e05a      	b.n	8006c9e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a21      	ldr	r2, [pc, #132]	@ (8006cac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d022      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c34:	d01d      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d018      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a1b      	ldr	r2, [pc, #108]	@ (8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d013      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8006cb8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d00e      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a18      	ldr	r2, [pc, #96]	@ (8006cbc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d009      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a17      	ldr	r2, [pc, #92]	@ (8006cc0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d004      	beq.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a15      	ldr	r2, [pc, #84]	@ (8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d10c      	bne.n	8006c8c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	40010000 	.word	0x40010000
 8006cb0:	40000400 	.word	0x40000400
 8006cb4:	40000800 	.word	0x40000800
 8006cb8:	40000c00 	.word	0x40000c00
 8006cbc:	40010400 	.word	0x40010400
 8006cc0:	40014000 	.word	0x40014000
 8006cc4:	40001800 	.word	0x40001800

08006cc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ce4:	bf00      	nop
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e03f      	b.n	8006d82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d106      	bne.n	8006d1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f7fc f844 	bl	8002da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2224      	movs	r2, #36	@ 0x24
 8006d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68da      	ldr	r2, [r3, #12]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 fddb 	bl	80078f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	691a      	ldr	r2, [r3, #16]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	695a      	ldr	r2, [r3, #20]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68da      	ldr	r2, [r3, #12]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2220      	movs	r2, #32
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3708      	adds	r7, #8
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b08a      	sub	sp, #40	@ 0x28
 8006d8e:	af02      	add	r7, sp, #8
 8006d90:	60f8      	str	r0, [r7, #12]
 8006d92:	60b9      	str	r1, [r7, #8]
 8006d94:	603b      	str	r3, [r7, #0]
 8006d96:	4613      	mov	r3, r2
 8006d98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b20      	cmp	r3, #32
 8006da8:	d17c      	bne.n	8006ea4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <HAL_UART_Transmit+0x2c>
 8006db0:	88fb      	ldrh	r3, [r7, #6]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e075      	b.n	8006ea6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d101      	bne.n	8006dc8 <HAL_UART_Transmit+0x3e>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	e06e      	b.n	8006ea6 <HAL_UART_Transmit+0x11c>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2221      	movs	r2, #33	@ 0x21
 8006dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006dde:	f7fc f8fd 	bl	8002fdc <HAL_GetTick>
 8006de2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	88fa      	ldrh	r2, [r7, #6]
 8006de8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	88fa      	ldrh	r2, [r7, #6]
 8006dee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006df8:	d108      	bne.n	8006e0c <HAL_UART_Transmit+0x82>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d104      	bne.n	8006e0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006e02:	2300      	movs	r3, #0
 8006e04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	61bb      	str	r3, [r7, #24]
 8006e0a:	e003      	b.n	8006e14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e10:	2300      	movs	r3, #0
 8006e12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8006e1c:	e02a      	b.n	8006e74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2200      	movs	r2, #0
 8006e26:	2180      	movs	r1, #128	@ 0x80
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 fb1f 	bl	800746c <UART_WaitOnFlagUntilTimeout>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d001      	beq.n	8006e38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e036      	b.n	8006ea6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10b      	bne.n	8006e56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	461a      	mov	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	3302      	adds	r3, #2
 8006e52:	61bb      	str	r3, [r7, #24]
 8006e54:	e007      	b.n	8006e66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	781a      	ldrb	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	3301      	adds	r3, #1
 8006e64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1cf      	bne.n	8006e1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	2200      	movs	r2, #0
 8006e86:	2140      	movs	r1, #64	@ 0x40
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 faef 	bl	800746c <UART_WaitOnFlagUntilTimeout>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d001      	beq.n	8006e98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e006      	b.n	8006ea6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	e000      	b.n	8006ea6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006ea4:	2302      	movs	r3, #2
  }
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3720      	adds	r7, #32
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	60f8      	str	r0, [r7, #12]
 8006eb6:	60b9      	str	r1, [r7, #8]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	2b20      	cmp	r3, #32
 8006ec6:	d11d      	bne.n	8006f04 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d002      	beq.n	8006ed4 <HAL_UART_Receive_IT+0x26>
 8006ece:	88fb      	ldrh	r3, [r7, #6]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d101      	bne.n	8006ed8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e016      	b.n	8006f06 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d101      	bne.n	8006ee6 <HAL_UART_Receive_IT+0x38>
 8006ee2:	2302      	movs	r3, #2
 8006ee4:	e00f      	b.n	8006f06 <HAL_UART_Receive_IT+0x58>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ef4:	88fb      	ldrh	r3, [r7, #6]
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	68b9      	ldr	r1, [r7, #8]
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fb24 	bl	8007548 <UART_Start_Receive_IT>
 8006f00:	4603      	mov	r3, r0
 8006f02:	e000      	b.n	8006f06 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006f04:	2302      	movs	r3, #2
  }
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3710      	adds	r7, #16
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
	...

08006f10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b0ba      	sub	sp, #232	@ 0xe8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006f36:	2300      	movs	r3, #0
 8006f38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f46:	f003 030f 	and.w	r3, r3, #15
 8006f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006f4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10f      	bne.n	8006f76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d009      	beq.n	8006f76 <HAL_UART_IRQHandler+0x66>
 8006f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d003      	beq.n	8006f76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 fc03 	bl	800777a <UART_Receive_IT>
      return;
 8006f74:	e256      	b.n	8007424 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f000 80de 	beq.w	800713c <HAL_UART_IRQHandler+0x22c>
 8006f80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d106      	bne.n	8006f9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f90:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 80d1 	beq.w	800713c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00b      	beq.n	8006fbe <HAL_UART_IRQHandler+0xae>
 8006fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d005      	beq.n	8006fbe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb6:	f043 0201 	orr.w	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fc2:	f003 0304 	and.w	r3, r3, #4
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00b      	beq.n	8006fe2 <HAL_UART_IRQHandler+0xd2>
 8006fca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d005      	beq.n	8006fe2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	f043 0202 	orr.w	r2, r3, #2
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fe6:	f003 0302 	and.w	r3, r3, #2
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00b      	beq.n	8007006 <HAL_UART_IRQHandler+0xf6>
 8006fee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d005      	beq.n	8007006 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffe:	f043 0204 	orr.w	r2, r3, #4
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800700a:	f003 0308 	and.w	r3, r3, #8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d011      	beq.n	8007036 <HAL_UART_IRQHandler+0x126>
 8007012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007016:	f003 0320 	and.w	r3, r3, #32
 800701a:	2b00      	cmp	r3, #0
 800701c:	d105      	bne.n	800702a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800701e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007022:	f003 0301 	and.w	r3, r3, #1
 8007026:	2b00      	cmp	r3, #0
 8007028:	d005      	beq.n	8007036 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	f043 0208 	orr.w	r2, r3, #8
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 81ed 	beq.w	800741a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007044:	f003 0320 	and.w	r3, r3, #32
 8007048:	2b00      	cmp	r3, #0
 800704a:	d008      	beq.n	800705e <HAL_UART_IRQHandler+0x14e>
 800704c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007050:	f003 0320 	and.w	r3, r3, #32
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fb8e 	bl	800777a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	695b      	ldr	r3, [r3, #20]
 8007064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007068:	2b40      	cmp	r3, #64	@ 0x40
 800706a:	bf0c      	ite	eq
 800706c:	2301      	moveq	r3, #1
 800706e:	2300      	movne	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707a:	f003 0308 	and.w	r3, r3, #8
 800707e:	2b00      	cmp	r3, #0
 8007080:	d103      	bne.n	800708a <HAL_UART_IRQHandler+0x17a>
 8007082:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007086:	2b00      	cmp	r3, #0
 8007088:	d04f      	beq.n	800712a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 fa96 	bl	80075bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	695b      	ldr	r3, [r3, #20]
 8007096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709a:	2b40      	cmp	r3, #64	@ 0x40
 800709c:	d141      	bne.n	8007122 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	3314      	adds	r3, #20
 80070a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070ac:	e853 3f00 	ldrex	r3, [r3]
 80070b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80070b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	3314      	adds	r3, #20
 80070c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80070ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80070ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80070d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80070da:	e841 2300 	strex	r3, r2, [r1]
 80070de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80070e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1d9      	bne.n	800709e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d013      	beq.n	800711a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f6:	4a7d      	ldr	r2, [pc, #500]	@ (80072ec <HAL_UART_IRQHandler+0x3dc>)
 80070f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fe:	4618      	mov	r0, r3
 8007100:	f7fc fe36 	bl	8003d70 <HAL_DMA_Abort_IT>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d016      	beq.n	8007138 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007114:	4610      	mov	r0, r2
 8007116:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007118:	e00e      	b.n	8007138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f990 	bl	8007440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007120:	e00a      	b.n	8007138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f98c 	bl	8007440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007128:	e006      	b.n	8007138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f988 	bl	8007440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007136:	e170      	b.n	800741a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007138:	bf00      	nop
    return;
 800713a:	e16e      	b.n	800741a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007140:	2b01      	cmp	r3, #1
 8007142:	f040 814a 	bne.w	80073da <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800714a:	f003 0310 	and.w	r3, r3, #16
 800714e:	2b00      	cmp	r3, #0
 8007150:	f000 8143 	beq.w	80073da <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 813c 	beq.w	80073da <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007162:	2300      	movs	r3, #0
 8007164:	60bb      	str	r3, [r7, #8]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	60bb      	str	r3, [r7, #8]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	60bb      	str	r3, [r7, #8]
 8007176:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	695b      	ldr	r3, [r3, #20]
 800717e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007182:	2b40      	cmp	r3, #64	@ 0x40
 8007184:	f040 80b4 	bne.w	80072f0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007194:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 8140 	beq.w	800741e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80071a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071a6:	429a      	cmp	r2, r3
 80071a8:	f080 8139 	bcs.w	800741e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071be:	f000 8088 	beq.w	80072d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	330c      	adds	r3, #12
 80071c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071d0:	e853 3f00 	ldrex	r3, [r3]
 80071d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80071d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	330c      	adds	r3, #12
 80071ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80071ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80071fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80071fe:	e841 2300 	strex	r3, r2, [r1]
 8007202:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007206:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1d9      	bne.n	80071c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	3314      	adds	r3, #20
 8007214:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007218:	e853 3f00 	ldrex	r3, [r3]
 800721c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800721e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007220:	f023 0301 	bic.w	r3, r3, #1
 8007224:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	3314      	adds	r3, #20
 800722e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007232:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007236:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007238:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800723a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800723e:	e841 2300 	strex	r3, r2, [r1]
 8007242:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007244:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1e1      	bne.n	800720e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3314      	adds	r3, #20
 8007250:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800725a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800725c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007260:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3314      	adds	r3, #20
 800726a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800726e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007270:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007274:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800727c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e3      	bne.n	800724a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2220      	movs	r2, #32
 8007286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	330c      	adds	r3, #12
 8007296:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800729a:	e853 3f00 	ldrex	r3, [r3]
 800729e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072a2:	f023 0310 	bic.w	r3, r3, #16
 80072a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	330c      	adds	r3, #12
 80072b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80072b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80072b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072bc:	e841 2300 	strex	r3, r2, [r1]
 80072c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1e3      	bne.n	8007290 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7fc fcdf 	bl	8003c90 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072da:	b29b      	uxth	r3, r3
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	b29b      	uxth	r3, r3
 80072e0:	4619      	mov	r1, r3
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f8b6 	bl	8007454 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80072e8:	e099      	b.n	800741e <HAL_UART_IRQHandler+0x50e>
 80072ea:	bf00      	nop
 80072ec:	08007683 	.word	0x08007683
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007304:	b29b      	uxth	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	f000 808b 	beq.w	8007422 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800730c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007310:	2b00      	cmp	r3, #0
 8007312:	f000 8086 	beq.w	8007422 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	330c      	adds	r3, #12
 800731c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800732c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	330c      	adds	r3, #12
 8007336:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800733a:	647a      	str	r2, [r7, #68]	@ 0x44
 800733c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007340:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e3      	bne.n	8007316 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3314      	adds	r3, #20
 8007354:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	623b      	str	r3, [r7, #32]
   return(result);
 800735e:	6a3b      	ldr	r3, [r7, #32]
 8007360:	f023 0301 	bic.w	r3, r3, #1
 8007364:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3314      	adds	r3, #20
 800736e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007372:	633a      	str	r2, [r7, #48]	@ 0x30
 8007374:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800737a:	e841 2300 	strex	r3, r2, [r1]
 800737e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1e3      	bne.n	800734e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2220      	movs	r2, #32
 800738a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	330c      	adds	r3, #12
 800739a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	e853 3f00 	ldrex	r3, [r3]
 80073a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f023 0310 	bic.w	r3, r3, #16
 80073aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	330c      	adds	r3, #12
 80073b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80073b8:	61fa      	str	r2, [r7, #28]
 80073ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073bc:	69b9      	ldr	r1, [r7, #24]
 80073be:	69fa      	ldr	r2, [r7, #28]
 80073c0:	e841 2300 	strex	r3, r2, [r1]
 80073c4:	617b      	str	r3, [r7, #20]
   return(result);
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1e3      	bne.n	8007394 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073d0:	4619      	mov	r1, r3
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f83e 	bl	8007454 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80073d8:	e023      	b.n	8007422 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d009      	beq.n	80073fa <HAL_UART_IRQHandler+0x4ea>
 80073e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d003      	beq.n	80073fa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 f959 	bl	80076aa <UART_Transmit_IT>
    return;
 80073f8:	e014      	b.n	8007424 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00e      	beq.n	8007424 <HAL_UART_IRQHandler+0x514>
 8007406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800740a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740e:	2b00      	cmp	r3, #0
 8007410:	d008      	beq.n	8007424 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 f999 	bl	800774a <UART_EndTransmit_IT>
    return;
 8007418:	e004      	b.n	8007424 <HAL_UART_IRQHandler+0x514>
    return;
 800741a:	bf00      	nop
 800741c:	e002      	b.n	8007424 <HAL_UART_IRQHandler+0x514>
      return;
 800741e:	bf00      	nop
 8007420:	e000      	b.n	8007424 <HAL_UART_IRQHandler+0x514>
      return;
 8007422:	bf00      	nop
  }
}
 8007424:	37e8      	adds	r7, #232	@ 0xe8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop

0800742c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b090      	sub	sp, #64	@ 0x40
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	603b      	str	r3, [r7, #0]
 8007478:	4613      	mov	r3, r2
 800747a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800747c:	e050      	b.n	8007520 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800747e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007484:	d04c      	beq.n	8007520 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007486:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007488:	2b00      	cmp	r3, #0
 800748a:	d007      	beq.n	800749c <UART_WaitOnFlagUntilTimeout+0x30>
 800748c:	f7fb fda6 	bl	8002fdc <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007498:	429a      	cmp	r2, r3
 800749a:	d241      	bcs.n	8007520 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	330c      	adds	r3, #12
 80074a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a6:	e853 3f00 	ldrex	r3, [r3]
 80074aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ae:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80074b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	330c      	adds	r3, #12
 80074ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80074bc:	637a      	str	r2, [r7, #52]	@ 0x34
 80074be:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074c4:	e841 2300 	strex	r3, r2, [r1]
 80074c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80074ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1e5      	bne.n	800749c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3314      	adds	r3, #20
 80074d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	e853 3f00 	ldrex	r3, [r3]
 80074de:	613b      	str	r3, [r7, #16]
   return(result);
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f023 0301 	bic.w	r3, r3, #1
 80074e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	3314      	adds	r3, #20
 80074ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80074f0:	623a      	str	r2, [r7, #32]
 80074f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f4:	69f9      	ldr	r1, [r7, #28]
 80074f6:	6a3a      	ldr	r2, [r7, #32]
 80074f8:	e841 2300 	strex	r3, r2, [r1]
 80074fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1e5      	bne.n	80074d0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2220      	movs	r2, #32
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2220      	movs	r2, #32
 8007510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800751c:	2303      	movs	r3, #3
 800751e:	e00f      	b.n	8007540 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	4013      	ands	r3, r2
 800752a:	68ba      	ldr	r2, [r7, #8]
 800752c:	429a      	cmp	r2, r3
 800752e:	bf0c      	ite	eq
 8007530:	2301      	moveq	r3, #1
 8007532:	2300      	movne	r3, #0
 8007534:	b2db      	uxtb	r3, r3
 8007536:	461a      	mov	r2, r3
 8007538:	79fb      	ldrb	r3, [r7, #7]
 800753a:	429a      	cmp	r2, r3
 800753c:	d09f      	beq.n	800747e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800753e:	2300      	movs	r3, #0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3740      	adds	r7, #64	@ 0x40
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007548:	b480      	push	{r7}
 800754a:	b085      	sub	sp, #20
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	4613      	mov	r3, r2
 8007554:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	88fa      	ldrh	r2, [r7, #6]
 8007560:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	88fa      	ldrh	r2, [r7, #6]
 8007566:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2222      	movs	r2, #34	@ 0x22
 8007572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68da      	ldr	r2, [r3, #12]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800758c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	695a      	ldr	r2, [r3, #20]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0201 	orr.w	r2, r2, #1
 800759c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68da      	ldr	r2, [r3, #12]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f042 0220 	orr.w	r2, r2, #32
 80075ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80075ae:	2300      	movs	r3, #0
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3714      	adds	r7, #20
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075bc:	b480      	push	{r7}
 80075be:	b095      	sub	sp, #84	@ 0x54
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	330c      	adds	r3, #12
 80075ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ce:	e853 3f00 	ldrex	r3, [r3]
 80075d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	330c      	adds	r3, #12
 80075e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80075e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075ec:	e841 2300 	strex	r3, r2, [r1]
 80075f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d1e5      	bne.n	80075c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	3314      	adds	r3, #20
 80075fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	6a3b      	ldr	r3, [r7, #32]
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	61fb      	str	r3, [r7, #28]
   return(result);
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	f023 0301 	bic.w	r3, r3, #1
 800760e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3314      	adds	r3, #20
 8007616:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007618:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800761a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800761e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007620:	e841 2300 	strex	r3, r2, [r1]
 8007624:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1e5      	bne.n	80075f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007630:	2b01      	cmp	r3, #1
 8007632:	d119      	bne.n	8007668 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	330c      	adds	r3, #12
 800763a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	60bb      	str	r3, [r7, #8]
   return(result);
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	f023 0310 	bic.w	r3, r3, #16
 800764a:	647b      	str	r3, [r7, #68]	@ 0x44
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	330c      	adds	r3, #12
 8007652:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007654:	61ba      	str	r2, [r7, #24]
 8007656:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007658:	6979      	ldr	r1, [r7, #20]
 800765a:	69ba      	ldr	r2, [r7, #24]
 800765c:	e841 2300 	strex	r3, r2, [r1]
 8007660:	613b      	str	r3, [r7, #16]
   return(result);
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1e5      	bne.n	8007634 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2220      	movs	r2, #32
 800766c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007676:	bf00      	nop
 8007678:	3754      	adds	r7, #84	@ 0x54
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr

08007682 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b084      	sub	sp, #16
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800768e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f7ff fecf 	bl	8007440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076a2:	bf00      	nop
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b085      	sub	sp, #20
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b21      	cmp	r3, #33	@ 0x21
 80076bc:	d13e      	bne.n	800773c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076c6:	d114      	bne.n	80076f2 <UART_Transmit_IT+0x48>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d110      	bne.n	80076f2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	881b      	ldrh	r3, [r3, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
 80076ea:	1c9a      	adds	r2, r3, #2
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	621a      	str	r2, [r3, #32]
 80076f0:	e008      	b.n	8007704 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a1b      	ldr	r3, [r3, #32]
 80076f6:	1c59      	adds	r1, r3, #1
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	6211      	str	r1, [r2, #32]
 80076fc:	781a      	ldrb	r2, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007708:	b29b      	uxth	r3, r3
 800770a:	3b01      	subs	r3, #1
 800770c:	b29b      	uxth	r3, r3
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	4619      	mov	r1, r3
 8007712:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007714:	2b00      	cmp	r3, #0
 8007716:	d10f      	bne.n	8007738 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68da      	ldr	r2, [r3, #12]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007726:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68da      	ldr	r2, [r3, #12]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007736:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007738:	2300      	movs	r3, #0
 800773a:	e000      	b.n	800773e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800773c:	2302      	movs	r3, #2
  }
}
 800773e:	4618      	mov	r0, r3
 8007740:	3714      	adds	r7, #20
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr

0800774a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b082      	sub	sp, #8
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68da      	ldr	r2, [r3, #12]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007760:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2220      	movs	r2, #32
 8007766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f7ff fe5e 	bl	800742c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3708      	adds	r7, #8
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b08c      	sub	sp, #48	@ 0x30
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007788:	b2db      	uxtb	r3, r3
 800778a:	2b22      	cmp	r3, #34	@ 0x22
 800778c:	f040 80ab 	bne.w	80078e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007798:	d117      	bne.n	80077ca <UART_Receive_IT+0x50>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d113      	bne.n	80077ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80077a2:	2300      	movs	r3, #0
 80077a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c2:	1c9a      	adds	r2, r3, #2
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80077c8:	e026      	b.n	8007818 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80077d0:	2300      	movs	r3, #0
 80077d2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077dc:	d007      	beq.n	80077ee <UART_Receive_IT+0x74>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10a      	bne.n	80077fc <UART_Receive_IT+0x82>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d106      	bne.n	80077fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f8:	701a      	strb	r2, [r3, #0]
 80077fa:	e008      	b.n	800780e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	b2db      	uxtb	r3, r3
 8007804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007808:	b2da      	uxtb	r2, r3
 800780a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007812:	1c5a      	adds	r2, r3, #1
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800781c:	b29b      	uxth	r3, r3
 800781e:	3b01      	subs	r3, #1
 8007820:	b29b      	uxth	r3, r3
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	4619      	mov	r1, r3
 8007826:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007828:	2b00      	cmp	r3, #0
 800782a:	d15a      	bne.n	80078e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68da      	ldr	r2, [r3, #12]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0220 	bic.w	r2, r2, #32
 800783a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68da      	ldr	r2, [r3, #12]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800784a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	695a      	ldr	r2, [r3, #20]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f022 0201 	bic.w	r2, r2, #1
 800785a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2220      	movs	r2, #32
 8007860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007868:	2b01      	cmp	r3, #1
 800786a:	d135      	bne.n	80078d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2200      	movs	r2, #0
 8007870:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	330c      	adds	r3, #12
 8007878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	e853 3f00 	ldrex	r3, [r3]
 8007880:	613b      	str	r3, [r7, #16]
   return(result);
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f023 0310 	bic.w	r3, r3, #16
 8007888:	627b      	str	r3, [r7, #36]	@ 0x24
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	330c      	adds	r3, #12
 8007890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007892:	623a      	str	r2, [r7, #32]
 8007894:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007896:	69f9      	ldr	r1, [r7, #28]
 8007898:	6a3a      	ldr	r2, [r7, #32]
 800789a:	e841 2300 	strex	r3, r2, [r1]
 800789e:	61bb      	str	r3, [r7, #24]
   return(result);
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d1e5      	bne.n	8007872 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0310 	and.w	r3, r3, #16
 80078b0:	2b10      	cmp	r3, #16
 80078b2:	d10a      	bne.n	80078ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80078b4:	2300      	movs	r3, #0
 80078b6:	60fb      	str	r3, [r7, #12]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	60fb      	str	r3, [r7, #12]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	60fb      	str	r3, [r7, #12]
 80078c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f7ff fdbf 	bl	8007454 <HAL_UARTEx_RxEventCallback>
 80078d6:	e002      	b.n	80078de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f7fb f9b5 	bl	8002c48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80078de:	2300      	movs	r3, #0
 80078e0:	e002      	b.n	80078e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	e000      	b.n	80078e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80078e6:	2302      	movs	r3, #2
  }
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3730      	adds	r7, #48	@ 0x30
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078f4:	b0c0      	sub	sp, #256	@ 0x100
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800790c:	68d9      	ldr	r1, [r3, #12]
 800790e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	ea40 0301 	orr.w	r3, r0, r1
 8007918:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800791a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800791e:	689a      	ldr	r2, [r3, #8]
 8007920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	431a      	orrs	r2, r3
 8007928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800792c:	695b      	ldr	r3, [r3, #20]
 800792e:	431a      	orrs	r2, r3
 8007930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	4313      	orrs	r3, r2
 8007938:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800793c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007948:	f021 010c 	bic.w	r1, r1, #12
 800794c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007956:	430b      	orrs	r3, r1
 8007958:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800795a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	695b      	ldr	r3, [r3, #20]
 8007962:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800796a:	6999      	ldr	r1, [r3, #24]
 800796c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	ea40 0301 	orr.w	r3, r0, r1
 8007976:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	4b8f      	ldr	r3, [pc, #572]	@ (8007bbc <UART_SetConfig+0x2cc>)
 8007980:	429a      	cmp	r2, r3
 8007982:	d005      	beq.n	8007990 <UART_SetConfig+0xa0>
 8007984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	4b8d      	ldr	r3, [pc, #564]	@ (8007bc0 <UART_SetConfig+0x2d0>)
 800798c:	429a      	cmp	r2, r3
 800798e:	d104      	bne.n	800799a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007990:	f7fd fbf8 	bl	8005184 <HAL_RCC_GetPCLK2Freq>
 8007994:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007998:	e003      	b.n	80079a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800799a:	f7fd fbdf 	bl	800515c <HAL_RCC_GetPCLK1Freq>
 800799e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a6:	69db      	ldr	r3, [r3, #28]
 80079a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079ac:	f040 810c 	bne.w	8007bc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80079b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079b4:	2200      	movs	r2, #0
 80079b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80079ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80079be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80079c2:	4622      	mov	r2, r4
 80079c4:	462b      	mov	r3, r5
 80079c6:	1891      	adds	r1, r2, r2
 80079c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80079ca:	415b      	adcs	r3, r3
 80079cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80079d2:	4621      	mov	r1, r4
 80079d4:	eb12 0801 	adds.w	r8, r2, r1
 80079d8:	4629      	mov	r1, r5
 80079da:	eb43 0901 	adc.w	r9, r3, r1
 80079de:	f04f 0200 	mov.w	r2, #0
 80079e2:	f04f 0300 	mov.w	r3, #0
 80079e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80079ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80079ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079f2:	4690      	mov	r8, r2
 80079f4:	4699      	mov	r9, r3
 80079f6:	4623      	mov	r3, r4
 80079f8:	eb18 0303 	adds.w	r3, r8, r3
 80079fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007a00:	462b      	mov	r3, r5
 8007a02:	eb49 0303 	adc.w	r3, r9, r3
 8007a06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007a16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007a1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007a1e:	460b      	mov	r3, r1
 8007a20:	18db      	adds	r3, r3, r3
 8007a22:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a24:	4613      	mov	r3, r2
 8007a26:	eb42 0303 	adc.w	r3, r2, r3
 8007a2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007a30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007a34:	f7f9 f928 	bl	8000c88 <__aeabi_uldivmod>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	4b61      	ldr	r3, [pc, #388]	@ (8007bc4 <UART_SetConfig+0x2d4>)
 8007a3e:	fba3 2302 	umull	r2, r3, r3, r2
 8007a42:	095b      	lsrs	r3, r3, #5
 8007a44:	011c      	lsls	r4, r3, #4
 8007a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007a54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007a58:	4642      	mov	r2, r8
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	1891      	adds	r1, r2, r2
 8007a5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007a60:	415b      	adcs	r3, r3
 8007a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007a68:	4641      	mov	r1, r8
 8007a6a:	eb12 0a01 	adds.w	sl, r2, r1
 8007a6e:	4649      	mov	r1, r9
 8007a70:	eb43 0b01 	adc.w	fp, r3, r1
 8007a74:	f04f 0200 	mov.w	r2, #0
 8007a78:	f04f 0300 	mov.w	r3, #0
 8007a7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a88:	4692      	mov	sl, r2
 8007a8a:	469b      	mov	fp, r3
 8007a8c:	4643      	mov	r3, r8
 8007a8e:	eb1a 0303 	adds.w	r3, sl, r3
 8007a92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a96:	464b      	mov	r3, r9
 8007a98:	eb4b 0303 	adc.w	r3, fp, r3
 8007a9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007aac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007ab0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	18db      	adds	r3, r3, r3
 8007ab8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007aba:	4613      	mov	r3, r2
 8007abc:	eb42 0303 	adc.w	r3, r2, r3
 8007ac0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ac2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007ac6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007aca:	f7f9 f8dd 	bl	8000c88 <__aeabi_uldivmod>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	4611      	mov	r1, r2
 8007ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8007bc4 <UART_SetConfig+0x2d4>)
 8007ad6:	fba3 2301 	umull	r2, r3, r3, r1
 8007ada:	095b      	lsrs	r3, r3, #5
 8007adc:	2264      	movs	r2, #100	@ 0x64
 8007ade:	fb02 f303 	mul.w	r3, r2, r3
 8007ae2:	1acb      	subs	r3, r1, r3
 8007ae4:	00db      	lsls	r3, r3, #3
 8007ae6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007aea:	4b36      	ldr	r3, [pc, #216]	@ (8007bc4 <UART_SetConfig+0x2d4>)
 8007aec:	fba3 2302 	umull	r2, r3, r3, r2
 8007af0:	095b      	lsrs	r3, r3, #5
 8007af2:	005b      	lsls	r3, r3, #1
 8007af4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007af8:	441c      	add	r4, r3
 8007afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007b08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007b0c:	4642      	mov	r2, r8
 8007b0e:	464b      	mov	r3, r9
 8007b10:	1891      	adds	r1, r2, r2
 8007b12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007b14:	415b      	adcs	r3, r3
 8007b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b1c:	4641      	mov	r1, r8
 8007b1e:	1851      	adds	r1, r2, r1
 8007b20:	6339      	str	r1, [r7, #48]	@ 0x30
 8007b22:	4649      	mov	r1, r9
 8007b24:	414b      	adcs	r3, r1
 8007b26:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b28:	f04f 0200 	mov.w	r2, #0
 8007b2c:	f04f 0300 	mov.w	r3, #0
 8007b30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007b34:	4659      	mov	r1, fp
 8007b36:	00cb      	lsls	r3, r1, #3
 8007b38:	4651      	mov	r1, sl
 8007b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b3e:	4651      	mov	r1, sl
 8007b40:	00ca      	lsls	r2, r1, #3
 8007b42:	4610      	mov	r0, r2
 8007b44:	4619      	mov	r1, r3
 8007b46:	4603      	mov	r3, r0
 8007b48:	4642      	mov	r2, r8
 8007b4a:	189b      	adds	r3, r3, r2
 8007b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b50:	464b      	mov	r3, r9
 8007b52:	460a      	mov	r2, r1
 8007b54:	eb42 0303 	adc.w	r3, r2, r3
 8007b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007b6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b70:	460b      	mov	r3, r1
 8007b72:	18db      	adds	r3, r3, r3
 8007b74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b76:	4613      	mov	r3, r2
 8007b78:	eb42 0303 	adc.w	r3, r2, r3
 8007b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007b86:	f7f9 f87f 	bl	8000c88 <__aeabi_uldivmod>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bc4 <UART_SetConfig+0x2d4>)
 8007b90:	fba3 1302 	umull	r1, r3, r3, r2
 8007b94:	095b      	lsrs	r3, r3, #5
 8007b96:	2164      	movs	r1, #100	@ 0x64
 8007b98:	fb01 f303 	mul.w	r3, r1, r3
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	00db      	lsls	r3, r3, #3
 8007ba0:	3332      	adds	r3, #50	@ 0x32
 8007ba2:	4a08      	ldr	r2, [pc, #32]	@ (8007bc4 <UART_SetConfig+0x2d4>)
 8007ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba8:	095b      	lsrs	r3, r3, #5
 8007baa:	f003 0207 	and.w	r2, r3, #7
 8007bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4422      	add	r2, r4
 8007bb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007bb8:	e106      	b.n	8007dc8 <UART_SetConfig+0x4d8>
 8007bba:	bf00      	nop
 8007bbc:	40011000 	.word	0x40011000
 8007bc0:	40011400 	.word	0x40011400
 8007bc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007bc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bd2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007bd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007bda:	4642      	mov	r2, r8
 8007bdc:	464b      	mov	r3, r9
 8007bde:	1891      	adds	r1, r2, r2
 8007be0:	6239      	str	r1, [r7, #32]
 8007be2:	415b      	adcs	r3, r3
 8007be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007be6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007bea:	4641      	mov	r1, r8
 8007bec:	1854      	adds	r4, r2, r1
 8007bee:	4649      	mov	r1, r9
 8007bf0:	eb43 0501 	adc.w	r5, r3, r1
 8007bf4:	f04f 0200 	mov.w	r2, #0
 8007bf8:	f04f 0300 	mov.w	r3, #0
 8007bfc:	00eb      	lsls	r3, r5, #3
 8007bfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c02:	00e2      	lsls	r2, r4, #3
 8007c04:	4614      	mov	r4, r2
 8007c06:	461d      	mov	r5, r3
 8007c08:	4643      	mov	r3, r8
 8007c0a:	18e3      	adds	r3, r4, r3
 8007c0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c10:	464b      	mov	r3, r9
 8007c12:	eb45 0303 	adc.w	r3, r5, r3
 8007c16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c2a:	f04f 0200 	mov.w	r2, #0
 8007c2e:	f04f 0300 	mov.w	r3, #0
 8007c32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007c36:	4629      	mov	r1, r5
 8007c38:	008b      	lsls	r3, r1, #2
 8007c3a:	4621      	mov	r1, r4
 8007c3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c40:	4621      	mov	r1, r4
 8007c42:	008a      	lsls	r2, r1, #2
 8007c44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007c48:	f7f9 f81e 	bl	8000c88 <__aeabi_uldivmod>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	460b      	mov	r3, r1
 8007c50:	4b60      	ldr	r3, [pc, #384]	@ (8007dd4 <UART_SetConfig+0x4e4>)
 8007c52:	fba3 2302 	umull	r2, r3, r3, r2
 8007c56:	095b      	lsrs	r3, r3, #5
 8007c58:	011c      	lsls	r4, r3, #4
 8007c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007c68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	464b      	mov	r3, r9
 8007c70:	1891      	adds	r1, r2, r2
 8007c72:	61b9      	str	r1, [r7, #24]
 8007c74:	415b      	adcs	r3, r3
 8007c76:	61fb      	str	r3, [r7, #28]
 8007c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c7c:	4641      	mov	r1, r8
 8007c7e:	1851      	adds	r1, r2, r1
 8007c80:	6139      	str	r1, [r7, #16]
 8007c82:	4649      	mov	r1, r9
 8007c84:	414b      	adcs	r3, r1
 8007c86:	617b      	str	r3, [r7, #20]
 8007c88:	f04f 0200 	mov.w	r2, #0
 8007c8c:	f04f 0300 	mov.w	r3, #0
 8007c90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c94:	4659      	mov	r1, fp
 8007c96:	00cb      	lsls	r3, r1, #3
 8007c98:	4651      	mov	r1, sl
 8007c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c9e:	4651      	mov	r1, sl
 8007ca0:	00ca      	lsls	r2, r1, #3
 8007ca2:	4610      	mov	r0, r2
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	4642      	mov	r2, r8
 8007caa:	189b      	adds	r3, r3, r2
 8007cac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cb0:	464b      	mov	r3, r9
 8007cb2:	460a      	mov	r2, r1
 8007cb4:	eb42 0303 	adc.w	r3, r2, r3
 8007cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007cc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007cc8:	f04f 0200 	mov.w	r2, #0
 8007ccc:	f04f 0300 	mov.w	r3, #0
 8007cd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007cd4:	4649      	mov	r1, r9
 8007cd6:	008b      	lsls	r3, r1, #2
 8007cd8:	4641      	mov	r1, r8
 8007cda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007cde:	4641      	mov	r1, r8
 8007ce0:	008a      	lsls	r2, r1, #2
 8007ce2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007ce6:	f7f8 ffcf 	bl	8000c88 <__aeabi_uldivmod>
 8007cea:	4602      	mov	r2, r0
 8007cec:	460b      	mov	r3, r1
 8007cee:	4611      	mov	r1, r2
 8007cf0:	4b38      	ldr	r3, [pc, #224]	@ (8007dd4 <UART_SetConfig+0x4e4>)
 8007cf2:	fba3 2301 	umull	r2, r3, r3, r1
 8007cf6:	095b      	lsrs	r3, r3, #5
 8007cf8:	2264      	movs	r2, #100	@ 0x64
 8007cfa:	fb02 f303 	mul.w	r3, r2, r3
 8007cfe:	1acb      	subs	r3, r1, r3
 8007d00:	011b      	lsls	r3, r3, #4
 8007d02:	3332      	adds	r3, #50	@ 0x32
 8007d04:	4a33      	ldr	r2, [pc, #204]	@ (8007dd4 <UART_SetConfig+0x4e4>)
 8007d06:	fba2 2303 	umull	r2, r3, r2, r3
 8007d0a:	095b      	lsrs	r3, r3, #5
 8007d0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d10:	441c      	add	r4, r3
 8007d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d16:	2200      	movs	r2, #0
 8007d18:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007d1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007d20:	4642      	mov	r2, r8
 8007d22:	464b      	mov	r3, r9
 8007d24:	1891      	adds	r1, r2, r2
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	415b      	adcs	r3, r3
 8007d2a:	60fb      	str	r3, [r7, #12]
 8007d2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d30:	4641      	mov	r1, r8
 8007d32:	1851      	adds	r1, r2, r1
 8007d34:	6039      	str	r1, [r7, #0]
 8007d36:	4649      	mov	r1, r9
 8007d38:	414b      	adcs	r3, r1
 8007d3a:	607b      	str	r3, [r7, #4]
 8007d3c:	f04f 0200 	mov.w	r2, #0
 8007d40:	f04f 0300 	mov.w	r3, #0
 8007d44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007d48:	4659      	mov	r1, fp
 8007d4a:	00cb      	lsls	r3, r1, #3
 8007d4c:	4651      	mov	r1, sl
 8007d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d52:	4651      	mov	r1, sl
 8007d54:	00ca      	lsls	r2, r1, #3
 8007d56:	4610      	mov	r0, r2
 8007d58:	4619      	mov	r1, r3
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	189b      	adds	r3, r3, r2
 8007d60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d62:	464b      	mov	r3, r9
 8007d64:	460a      	mov	r2, r1
 8007d66:	eb42 0303 	adc.w	r3, r2, r3
 8007d6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d76:	667a      	str	r2, [r7, #100]	@ 0x64
 8007d78:	f04f 0200 	mov.w	r2, #0
 8007d7c:	f04f 0300 	mov.w	r3, #0
 8007d80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007d84:	4649      	mov	r1, r9
 8007d86:	008b      	lsls	r3, r1, #2
 8007d88:	4641      	mov	r1, r8
 8007d8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d8e:	4641      	mov	r1, r8
 8007d90:	008a      	lsls	r2, r1, #2
 8007d92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007d96:	f7f8 ff77 	bl	8000c88 <__aeabi_uldivmod>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd4 <UART_SetConfig+0x4e4>)
 8007da0:	fba3 1302 	umull	r1, r3, r3, r2
 8007da4:	095b      	lsrs	r3, r3, #5
 8007da6:	2164      	movs	r1, #100	@ 0x64
 8007da8:	fb01 f303 	mul.w	r3, r1, r3
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	011b      	lsls	r3, r3, #4
 8007db0:	3332      	adds	r3, #50	@ 0x32
 8007db2:	4a08      	ldr	r2, [pc, #32]	@ (8007dd4 <UART_SetConfig+0x4e4>)
 8007db4:	fba2 2303 	umull	r2, r3, r2, r3
 8007db8:	095b      	lsrs	r3, r3, #5
 8007dba:	f003 020f 	and.w	r2, r3, #15
 8007dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4422      	add	r2, r4
 8007dc6:	609a      	str	r2, [r3, #8]
}
 8007dc8:	bf00      	nop
 8007dca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007dd4:	51eb851f 	.word	0x51eb851f

08007dd8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007df0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	4b20      	ldr	r3, [pc, #128]	@ (8007e78 <FSMC_NORSRAM_Init+0xa0>)
 8007df6:	4013      	ands	r3, r2
 8007df8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e02:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007e08:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007e0e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007e14:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007e1a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007e20:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8007e26:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8007e2c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 8007e32:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8007e38:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8007e3e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8007e44:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	2b08      	cmp	r3, #8
 8007e52:	d103      	bne.n	8007e5c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e5a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	68f9      	ldr	r1, [r7, #12]
 8007e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	fff00080 	.word	0xfff00080

08007e7c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	1c5a      	adds	r2, r3, #1
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e96:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007e9e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007eaa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007eb2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007eba:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007ec4:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	3b02      	subs	r3, #2
 8007ecc:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007ece:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	1c5a      	adds	r2, r3, #1
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6979      	ldr	r1, [r7, #20]
 8007ee4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	371c      	adds	r7, #28
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
	...

08007ef8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b087      	sub	sp, #28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	607a      	str	r2, [r7, #4]
 8007f04:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f10:	d122      	bne.n	8007f58 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	687a      	ldr	r2, [r7, #4]
 8007f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f1a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007f1c:	697a      	ldr	r2, [r7, #20]
 8007f1e:	4b15      	ldr	r3, [pc, #84]	@ (8007f74 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007f20:	4013      	ands	r3, r2
 8007f22:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f2e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007f36:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8007f3e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f44:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f46:	697a      	ldr	r2, [r7, #20]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	6979      	ldr	r1, [r7, #20]
 8007f52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007f56:	e005      	b.n	8007f64 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8007f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	371c      	adds	r7, #28
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	cff00000 	.word	0xcff00000

08007f78 <__cvt>:
 8007f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f7c:	ec57 6b10 	vmov	r6, r7, d0
 8007f80:	2f00      	cmp	r7, #0
 8007f82:	460c      	mov	r4, r1
 8007f84:	4619      	mov	r1, r3
 8007f86:	463b      	mov	r3, r7
 8007f88:	bfbb      	ittet	lt
 8007f8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007f8e:	461f      	movlt	r7, r3
 8007f90:	2300      	movge	r3, #0
 8007f92:	232d      	movlt	r3, #45	@ 0x2d
 8007f94:	700b      	strb	r3, [r1, #0]
 8007f96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007f9c:	4691      	mov	r9, r2
 8007f9e:	f023 0820 	bic.w	r8, r3, #32
 8007fa2:	bfbc      	itt	lt
 8007fa4:	4632      	movlt	r2, r6
 8007fa6:	4616      	movlt	r6, r2
 8007fa8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fac:	d005      	beq.n	8007fba <__cvt+0x42>
 8007fae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007fb2:	d100      	bne.n	8007fb6 <__cvt+0x3e>
 8007fb4:	3401      	adds	r4, #1
 8007fb6:	2102      	movs	r1, #2
 8007fb8:	e000      	b.n	8007fbc <__cvt+0x44>
 8007fba:	2103      	movs	r1, #3
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	9301      	str	r3, [sp, #4]
 8007fc0:	ab02      	add	r3, sp, #8
 8007fc2:	9300      	str	r3, [sp, #0]
 8007fc4:	ec47 6b10 	vmov	d0, r6, r7
 8007fc8:	4653      	mov	r3, sl
 8007fca:	4622      	mov	r2, r4
 8007fcc:	f001 f870 	bl	80090b0 <_dtoa_r>
 8007fd0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007fd4:	4605      	mov	r5, r0
 8007fd6:	d119      	bne.n	800800c <__cvt+0x94>
 8007fd8:	f019 0f01 	tst.w	r9, #1
 8007fdc:	d00e      	beq.n	8007ffc <__cvt+0x84>
 8007fde:	eb00 0904 	add.w	r9, r0, r4
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	4639      	mov	r1, r7
 8007fea:	f7f8 fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fee:	b108      	cbz	r0, 8007ff4 <__cvt+0x7c>
 8007ff0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ff4:	2230      	movs	r2, #48	@ 0x30
 8007ff6:	9b03      	ldr	r3, [sp, #12]
 8007ff8:	454b      	cmp	r3, r9
 8007ffa:	d31e      	bcc.n	800803a <__cvt+0xc2>
 8007ffc:	9b03      	ldr	r3, [sp, #12]
 8007ffe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008000:	1b5b      	subs	r3, r3, r5
 8008002:	4628      	mov	r0, r5
 8008004:	6013      	str	r3, [r2, #0]
 8008006:	b004      	add	sp, #16
 8008008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800800c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008010:	eb00 0904 	add.w	r9, r0, r4
 8008014:	d1e5      	bne.n	8007fe2 <__cvt+0x6a>
 8008016:	7803      	ldrb	r3, [r0, #0]
 8008018:	2b30      	cmp	r3, #48	@ 0x30
 800801a:	d10a      	bne.n	8008032 <__cvt+0xba>
 800801c:	2200      	movs	r2, #0
 800801e:	2300      	movs	r3, #0
 8008020:	4630      	mov	r0, r6
 8008022:	4639      	mov	r1, r7
 8008024:	f7f8 fd50 	bl	8000ac8 <__aeabi_dcmpeq>
 8008028:	b918      	cbnz	r0, 8008032 <__cvt+0xba>
 800802a:	f1c4 0401 	rsb	r4, r4, #1
 800802e:	f8ca 4000 	str.w	r4, [sl]
 8008032:	f8da 3000 	ldr.w	r3, [sl]
 8008036:	4499      	add	r9, r3
 8008038:	e7d3      	b.n	8007fe2 <__cvt+0x6a>
 800803a:	1c59      	adds	r1, r3, #1
 800803c:	9103      	str	r1, [sp, #12]
 800803e:	701a      	strb	r2, [r3, #0]
 8008040:	e7d9      	b.n	8007ff6 <__cvt+0x7e>

08008042 <__exponent>:
 8008042:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008044:	2900      	cmp	r1, #0
 8008046:	bfba      	itte	lt
 8008048:	4249      	neglt	r1, r1
 800804a:	232d      	movlt	r3, #45	@ 0x2d
 800804c:	232b      	movge	r3, #43	@ 0x2b
 800804e:	2909      	cmp	r1, #9
 8008050:	7002      	strb	r2, [r0, #0]
 8008052:	7043      	strb	r3, [r0, #1]
 8008054:	dd29      	ble.n	80080aa <__exponent+0x68>
 8008056:	f10d 0307 	add.w	r3, sp, #7
 800805a:	461d      	mov	r5, r3
 800805c:	270a      	movs	r7, #10
 800805e:	461a      	mov	r2, r3
 8008060:	fbb1 f6f7 	udiv	r6, r1, r7
 8008064:	fb07 1416 	mls	r4, r7, r6, r1
 8008068:	3430      	adds	r4, #48	@ 0x30
 800806a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800806e:	460c      	mov	r4, r1
 8008070:	2c63      	cmp	r4, #99	@ 0x63
 8008072:	f103 33ff 	add.w	r3, r3, #4294967295
 8008076:	4631      	mov	r1, r6
 8008078:	dcf1      	bgt.n	800805e <__exponent+0x1c>
 800807a:	3130      	adds	r1, #48	@ 0x30
 800807c:	1e94      	subs	r4, r2, #2
 800807e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008082:	1c41      	adds	r1, r0, #1
 8008084:	4623      	mov	r3, r4
 8008086:	42ab      	cmp	r3, r5
 8008088:	d30a      	bcc.n	80080a0 <__exponent+0x5e>
 800808a:	f10d 0309 	add.w	r3, sp, #9
 800808e:	1a9b      	subs	r3, r3, r2
 8008090:	42ac      	cmp	r4, r5
 8008092:	bf88      	it	hi
 8008094:	2300      	movhi	r3, #0
 8008096:	3302      	adds	r3, #2
 8008098:	4403      	add	r3, r0
 800809a:	1a18      	subs	r0, r3, r0
 800809c:	b003      	add	sp, #12
 800809e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80080a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80080a8:	e7ed      	b.n	8008086 <__exponent+0x44>
 80080aa:	2330      	movs	r3, #48	@ 0x30
 80080ac:	3130      	adds	r1, #48	@ 0x30
 80080ae:	7083      	strb	r3, [r0, #2]
 80080b0:	70c1      	strb	r1, [r0, #3]
 80080b2:	1d03      	adds	r3, r0, #4
 80080b4:	e7f1      	b.n	800809a <__exponent+0x58>
	...

080080b8 <_printf_float>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	b08d      	sub	sp, #52	@ 0x34
 80080be:	460c      	mov	r4, r1
 80080c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80080c4:	4616      	mov	r6, r2
 80080c6:	461f      	mov	r7, r3
 80080c8:	4605      	mov	r5, r0
 80080ca:	f000 fee9 	bl	8008ea0 <_localeconv_r>
 80080ce:	6803      	ldr	r3, [r0, #0]
 80080d0:	9304      	str	r3, [sp, #16]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7f8 f8cc 	bl	8000270 <strlen>
 80080d8:	2300      	movs	r3, #0
 80080da:	930a      	str	r3, [sp, #40]	@ 0x28
 80080dc:	f8d8 3000 	ldr.w	r3, [r8]
 80080e0:	9005      	str	r0, [sp, #20]
 80080e2:	3307      	adds	r3, #7
 80080e4:	f023 0307 	bic.w	r3, r3, #7
 80080e8:	f103 0208 	add.w	r2, r3, #8
 80080ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80080f0:	f8d4 b000 	ldr.w	fp, [r4]
 80080f4:	f8c8 2000 	str.w	r2, [r8]
 80080f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008100:	9307      	str	r3, [sp, #28]
 8008102:	f8cd 8018 	str.w	r8, [sp, #24]
 8008106:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800810a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800810e:	4b9c      	ldr	r3, [pc, #624]	@ (8008380 <_printf_float+0x2c8>)
 8008110:	f04f 32ff 	mov.w	r2, #4294967295
 8008114:	f7f8 fd0a 	bl	8000b2c <__aeabi_dcmpun>
 8008118:	bb70      	cbnz	r0, 8008178 <_printf_float+0xc0>
 800811a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800811e:	4b98      	ldr	r3, [pc, #608]	@ (8008380 <_printf_float+0x2c8>)
 8008120:	f04f 32ff 	mov.w	r2, #4294967295
 8008124:	f7f8 fce4 	bl	8000af0 <__aeabi_dcmple>
 8008128:	bb30      	cbnz	r0, 8008178 <_printf_float+0xc0>
 800812a:	2200      	movs	r2, #0
 800812c:	2300      	movs	r3, #0
 800812e:	4640      	mov	r0, r8
 8008130:	4649      	mov	r1, r9
 8008132:	f7f8 fcd3 	bl	8000adc <__aeabi_dcmplt>
 8008136:	b110      	cbz	r0, 800813e <_printf_float+0x86>
 8008138:	232d      	movs	r3, #45	@ 0x2d
 800813a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800813e:	4a91      	ldr	r2, [pc, #580]	@ (8008384 <_printf_float+0x2cc>)
 8008140:	4b91      	ldr	r3, [pc, #580]	@ (8008388 <_printf_float+0x2d0>)
 8008142:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008146:	bf8c      	ite	hi
 8008148:	4690      	movhi	r8, r2
 800814a:	4698      	movls	r8, r3
 800814c:	2303      	movs	r3, #3
 800814e:	6123      	str	r3, [r4, #16]
 8008150:	f02b 0304 	bic.w	r3, fp, #4
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	f04f 0900 	mov.w	r9, #0
 800815a:	9700      	str	r7, [sp, #0]
 800815c:	4633      	mov	r3, r6
 800815e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008160:	4621      	mov	r1, r4
 8008162:	4628      	mov	r0, r5
 8008164:	f000 f9d2 	bl	800850c <_printf_common>
 8008168:	3001      	adds	r0, #1
 800816a:	f040 808d 	bne.w	8008288 <_printf_float+0x1d0>
 800816e:	f04f 30ff 	mov.w	r0, #4294967295
 8008172:	b00d      	add	sp, #52	@ 0x34
 8008174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008178:	4642      	mov	r2, r8
 800817a:	464b      	mov	r3, r9
 800817c:	4640      	mov	r0, r8
 800817e:	4649      	mov	r1, r9
 8008180:	f7f8 fcd4 	bl	8000b2c <__aeabi_dcmpun>
 8008184:	b140      	cbz	r0, 8008198 <_printf_float+0xe0>
 8008186:	464b      	mov	r3, r9
 8008188:	2b00      	cmp	r3, #0
 800818a:	bfbc      	itt	lt
 800818c:	232d      	movlt	r3, #45	@ 0x2d
 800818e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008192:	4a7e      	ldr	r2, [pc, #504]	@ (800838c <_printf_float+0x2d4>)
 8008194:	4b7e      	ldr	r3, [pc, #504]	@ (8008390 <_printf_float+0x2d8>)
 8008196:	e7d4      	b.n	8008142 <_printf_float+0x8a>
 8008198:	6863      	ldr	r3, [r4, #4]
 800819a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800819e:	9206      	str	r2, [sp, #24]
 80081a0:	1c5a      	adds	r2, r3, #1
 80081a2:	d13b      	bne.n	800821c <_printf_float+0x164>
 80081a4:	2306      	movs	r3, #6
 80081a6:	6063      	str	r3, [r4, #4]
 80081a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80081ac:	2300      	movs	r3, #0
 80081ae:	6022      	str	r2, [r4, #0]
 80081b0:	9303      	str	r3, [sp, #12]
 80081b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80081b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80081b8:	ab09      	add	r3, sp, #36	@ 0x24
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	6861      	ldr	r1, [r4, #4]
 80081be:	ec49 8b10 	vmov	d0, r8, r9
 80081c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80081c6:	4628      	mov	r0, r5
 80081c8:	f7ff fed6 	bl	8007f78 <__cvt>
 80081cc:	9b06      	ldr	r3, [sp, #24]
 80081ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081d0:	2b47      	cmp	r3, #71	@ 0x47
 80081d2:	4680      	mov	r8, r0
 80081d4:	d129      	bne.n	800822a <_printf_float+0x172>
 80081d6:	1cc8      	adds	r0, r1, #3
 80081d8:	db02      	blt.n	80081e0 <_printf_float+0x128>
 80081da:	6863      	ldr	r3, [r4, #4]
 80081dc:	4299      	cmp	r1, r3
 80081de:	dd41      	ble.n	8008264 <_printf_float+0x1ac>
 80081e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80081e4:	fa5f fa8a 	uxtb.w	sl, sl
 80081e8:	3901      	subs	r1, #1
 80081ea:	4652      	mov	r2, sl
 80081ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80081f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80081f2:	f7ff ff26 	bl	8008042 <__exponent>
 80081f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081f8:	1813      	adds	r3, r2, r0
 80081fa:	2a01      	cmp	r2, #1
 80081fc:	4681      	mov	r9, r0
 80081fe:	6123      	str	r3, [r4, #16]
 8008200:	dc02      	bgt.n	8008208 <_printf_float+0x150>
 8008202:	6822      	ldr	r2, [r4, #0]
 8008204:	07d2      	lsls	r2, r2, #31
 8008206:	d501      	bpl.n	800820c <_printf_float+0x154>
 8008208:	3301      	adds	r3, #1
 800820a:	6123      	str	r3, [r4, #16]
 800820c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008210:	2b00      	cmp	r3, #0
 8008212:	d0a2      	beq.n	800815a <_printf_float+0xa2>
 8008214:	232d      	movs	r3, #45	@ 0x2d
 8008216:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800821a:	e79e      	b.n	800815a <_printf_float+0xa2>
 800821c:	9a06      	ldr	r2, [sp, #24]
 800821e:	2a47      	cmp	r2, #71	@ 0x47
 8008220:	d1c2      	bne.n	80081a8 <_printf_float+0xf0>
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1c0      	bne.n	80081a8 <_printf_float+0xf0>
 8008226:	2301      	movs	r3, #1
 8008228:	e7bd      	b.n	80081a6 <_printf_float+0xee>
 800822a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800822e:	d9db      	bls.n	80081e8 <_printf_float+0x130>
 8008230:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008234:	d118      	bne.n	8008268 <_printf_float+0x1b0>
 8008236:	2900      	cmp	r1, #0
 8008238:	6863      	ldr	r3, [r4, #4]
 800823a:	dd0b      	ble.n	8008254 <_printf_float+0x19c>
 800823c:	6121      	str	r1, [r4, #16]
 800823e:	b913      	cbnz	r3, 8008246 <_printf_float+0x18e>
 8008240:	6822      	ldr	r2, [r4, #0]
 8008242:	07d0      	lsls	r0, r2, #31
 8008244:	d502      	bpl.n	800824c <_printf_float+0x194>
 8008246:	3301      	adds	r3, #1
 8008248:	440b      	add	r3, r1
 800824a:	6123      	str	r3, [r4, #16]
 800824c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800824e:	f04f 0900 	mov.w	r9, #0
 8008252:	e7db      	b.n	800820c <_printf_float+0x154>
 8008254:	b913      	cbnz	r3, 800825c <_printf_float+0x1a4>
 8008256:	6822      	ldr	r2, [r4, #0]
 8008258:	07d2      	lsls	r2, r2, #31
 800825a:	d501      	bpl.n	8008260 <_printf_float+0x1a8>
 800825c:	3302      	adds	r3, #2
 800825e:	e7f4      	b.n	800824a <_printf_float+0x192>
 8008260:	2301      	movs	r3, #1
 8008262:	e7f2      	b.n	800824a <_printf_float+0x192>
 8008264:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008268:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800826a:	4299      	cmp	r1, r3
 800826c:	db05      	blt.n	800827a <_printf_float+0x1c2>
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	6121      	str	r1, [r4, #16]
 8008272:	07d8      	lsls	r0, r3, #31
 8008274:	d5ea      	bpl.n	800824c <_printf_float+0x194>
 8008276:	1c4b      	adds	r3, r1, #1
 8008278:	e7e7      	b.n	800824a <_printf_float+0x192>
 800827a:	2900      	cmp	r1, #0
 800827c:	bfd4      	ite	le
 800827e:	f1c1 0202 	rsble	r2, r1, #2
 8008282:	2201      	movgt	r2, #1
 8008284:	4413      	add	r3, r2
 8008286:	e7e0      	b.n	800824a <_printf_float+0x192>
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	055a      	lsls	r2, r3, #21
 800828c:	d407      	bmi.n	800829e <_printf_float+0x1e6>
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	4642      	mov	r2, r8
 8008292:	4631      	mov	r1, r6
 8008294:	4628      	mov	r0, r5
 8008296:	47b8      	blx	r7
 8008298:	3001      	adds	r0, #1
 800829a:	d12b      	bne.n	80082f4 <_printf_float+0x23c>
 800829c:	e767      	b.n	800816e <_printf_float+0xb6>
 800829e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082a2:	f240 80dd 	bls.w	8008460 <_printf_float+0x3a8>
 80082a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80082aa:	2200      	movs	r2, #0
 80082ac:	2300      	movs	r3, #0
 80082ae:	f7f8 fc0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d033      	beq.n	800831e <_printf_float+0x266>
 80082b6:	4a37      	ldr	r2, [pc, #220]	@ (8008394 <_printf_float+0x2dc>)
 80082b8:	2301      	movs	r3, #1
 80082ba:	4631      	mov	r1, r6
 80082bc:	4628      	mov	r0, r5
 80082be:	47b8      	blx	r7
 80082c0:	3001      	adds	r0, #1
 80082c2:	f43f af54 	beq.w	800816e <_printf_float+0xb6>
 80082c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80082ca:	4543      	cmp	r3, r8
 80082cc:	db02      	blt.n	80082d4 <_printf_float+0x21c>
 80082ce:	6823      	ldr	r3, [r4, #0]
 80082d0:	07d8      	lsls	r0, r3, #31
 80082d2:	d50f      	bpl.n	80082f4 <_printf_float+0x23c>
 80082d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082d8:	4631      	mov	r1, r6
 80082da:	4628      	mov	r0, r5
 80082dc:	47b8      	blx	r7
 80082de:	3001      	adds	r0, #1
 80082e0:	f43f af45 	beq.w	800816e <_printf_float+0xb6>
 80082e4:	f04f 0900 	mov.w	r9, #0
 80082e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80082ec:	f104 0a1a 	add.w	sl, r4, #26
 80082f0:	45c8      	cmp	r8, r9
 80082f2:	dc09      	bgt.n	8008308 <_printf_float+0x250>
 80082f4:	6823      	ldr	r3, [r4, #0]
 80082f6:	079b      	lsls	r3, r3, #30
 80082f8:	f100 8103 	bmi.w	8008502 <_printf_float+0x44a>
 80082fc:	68e0      	ldr	r0, [r4, #12]
 80082fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008300:	4298      	cmp	r0, r3
 8008302:	bfb8      	it	lt
 8008304:	4618      	movlt	r0, r3
 8008306:	e734      	b.n	8008172 <_printf_float+0xba>
 8008308:	2301      	movs	r3, #1
 800830a:	4652      	mov	r2, sl
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	47b8      	blx	r7
 8008312:	3001      	adds	r0, #1
 8008314:	f43f af2b 	beq.w	800816e <_printf_float+0xb6>
 8008318:	f109 0901 	add.w	r9, r9, #1
 800831c:	e7e8      	b.n	80082f0 <_printf_float+0x238>
 800831e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008320:	2b00      	cmp	r3, #0
 8008322:	dc39      	bgt.n	8008398 <_printf_float+0x2e0>
 8008324:	4a1b      	ldr	r2, [pc, #108]	@ (8008394 <_printf_float+0x2dc>)
 8008326:	2301      	movs	r3, #1
 8008328:	4631      	mov	r1, r6
 800832a:	4628      	mov	r0, r5
 800832c:	47b8      	blx	r7
 800832e:	3001      	adds	r0, #1
 8008330:	f43f af1d 	beq.w	800816e <_printf_float+0xb6>
 8008334:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008338:	ea59 0303 	orrs.w	r3, r9, r3
 800833c:	d102      	bne.n	8008344 <_printf_float+0x28c>
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	07d9      	lsls	r1, r3, #31
 8008342:	d5d7      	bpl.n	80082f4 <_printf_float+0x23c>
 8008344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008348:	4631      	mov	r1, r6
 800834a:	4628      	mov	r0, r5
 800834c:	47b8      	blx	r7
 800834e:	3001      	adds	r0, #1
 8008350:	f43f af0d 	beq.w	800816e <_printf_float+0xb6>
 8008354:	f04f 0a00 	mov.w	sl, #0
 8008358:	f104 0b1a 	add.w	fp, r4, #26
 800835c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800835e:	425b      	negs	r3, r3
 8008360:	4553      	cmp	r3, sl
 8008362:	dc01      	bgt.n	8008368 <_printf_float+0x2b0>
 8008364:	464b      	mov	r3, r9
 8008366:	e793      	b.n	8008290 <_printf_float+0x1d8>
 8008368:	2301      	movs	r3, #1
 800836a:	465a      	mov	r2, fp
 800836c:	4631      	mov	r1, r6
 800836e:	4628      	mov	r0, r5
 8008370:	47b8      	blx	r7
 8008372:	3001      	adds	r0, #1
 8008374:	f43f aefb 	beq.w	800816e <_printf_float+0xb6>
 8008378:	f10a 0a01 	add.w	sl, sl, #1
 800837c:	e7ee      	b.n	800835c <_printf_float+0x2a4>
 800837e:	bf00      	nop
 8008380:	7fefffff 	.word	0x7fefffff
 8008384:	0800f638 	.word	0x0800f638
 8008388:	0800f634 	.word	0x0800f634
 800838c:	0800f640 	.word	0x0800f640
 8008390:	0800f63c 	.word	0x0800f63c
 8008394:	0800f644 	.word	0x0800f644
 8008398:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800839a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800839e:	4553      	cmp	r3, sl
 80083a0:	bfa8      	it	ge
 80083a2:	4653      	movge	r3, sl
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	4699      	mov	r9, r3
 80083a8:	dc36      	bgt.n	8008418 <_printf_float+0x360>
 80083aa:	f04f 0b00 	mov.w	fp, #0
 80083ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083b2:	f104 021a 	add.w	r2, r4, #26
 80083b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083b8:	9306      	str	r3, [sp, #24]
 80083ba:	eba3 0309 	sub.w	r3, r3, r9
 80083be:	455b      	cmp	r3, fp
 80083c0:	dc31      	bgt.n	8008426 <_printf_float+0x36e>
 80083c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c4:	459a      	cmp	sl, r3
 80083c6:	dc3a      	bgt.n	800843e <_printf_float+0x386>
 80083c8:	6823      	ldr	r3, [r4, #0]
 80083ca:	07da      	lsls	r2, r3, #31
 80083cc:	d437      	bmi.n	800843e <_printf_float+0x386>
 80083ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d0:	ebaa 0903 	sub.w	r9, sl, r3
 80083d4:	9b06      	ldr	r3, [sp, #24]
 80083d6:	ebaa 0303 	sub.w	r3, sl, r3
 80083da:	4599      	cmp	r9, r3
 80083dc:	bfa8      	it	ge
 80083de:	4699      	movge	r9, r3
 80083e0:	f1b9 0f00 	cmp.w	r9, #0
 80083e4:	dc33      	bgt.n	800844e <_printf_float+0x396>
 80083e6:	f04f 0800 	mov.w	r8, #0
 80083ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083ee:	f104 0b1a 	add.w	fp, r4, #26
 80083f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083f4:	ebaa 0303 	sub.w	r3, sl, r3
 80083f8:	eba3 0309 	sub.w	r3, r3, r9
 80083fc:	4543      	cmp	r3, r8
 80083fe:	f77f af79 	ble.w	80082f4 <_printf_float+0x23c>
 8008402:	2301      	movs	r3, #1
 8008404:	465a      	mov	r2, fp
 8008406:	4631      	mov	r1, r6
 8008408:	4628      	mov	r0, r5
 800840a:	47b8      	blx	r7
 800840c:	3001      	adds	r0, #1
 800840e:	f43f aeae 	beq.w	800816e <_printf_float+0xb6>
 8008412:	f108 0801 	add.w	r8, r8, #1
 8008416:	e7ec      	b.n	80083f2 <_printf_float+0x33a>
 8008418:	4642      	mov	r2, r8
 800841a:	4631      	mov	r1, r6
 800841c:	4628      	mov	r0, r5
 800841e:	47b8      	blx	r7
 8008420:	3001      	adds	r0, #1
 8008422:	d1c2      	bne.n	80083aa <_printf_float+0x2f2>
 8008424:	e6a3      	b.n	800816e <_printf_float+0xb6>
 8008426:	2301      	movs	r3, #1
 8008428:	4631      	mov	r1, r6
 800842a:	4628      	mov	r0, r5
 800842c:	9206      	str	r2, [sp, #24]
 800842e:	47b8      	blx	r7
 8008430:	3001      	adds	r0, #1
 8008432:	f43f ae9c 	beq.w	800816e <_printf_float+0xb6>
 8008436:	9a06      	ldr	r2, [sp, #24]
 8008438:	f10b 0b01 	add.w	fp, fp, #1
 800843c:	e7bb      	b.n	80083b6 <_printf_float+0x2fe>
 800843e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008442:	4631      	mov	r1, r6
 8008444:	4628      	mov	r0, r5
 8008446:	47b8      	blx	r7
 8008448:	3001      	adds	r0, #1
 800844a:	d1c0      	bne.n	80083ce <_printf_float+0x316>
 800844c:	e68f      	b.n	800816e <_printf_float+0xb6>
 800844e:	9a06      	ldr	r2, [sp, #24]
 8008450:	464b      	mov	r3, r9
 8008452:	4442      	add	r2, r8
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	d1c3      	bne.n	80083e6 <_printf_float+0x32e>
 800845e:	e686      	b.n	800816e <_printf_float+0xb6>
 8008460:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008464:	f1ba 0f01 	cmp.w	sl, #1
 8008468:	dc01      	bgt.n	800846e <_printf_float+0x3b6>
 800846a:	07db      	lsls	r3, r3, #31
 800846c:	d536      	bpl.n	80084dc <_printf_float+0x424>
 800846e:	2301      	movs	r3, #1
 8008470:	4642      	mov	r2, r8
 8008472:	4631      	mov	r1, r6
 8008474:	4628      	mov	r0, r5
 8008476:	47b8      	blx	r7
 8008478:	3001      	adds	r0, #1
 800847a:	f43f ae78 	beq.w	800816e <_printf_float+0xb6>
 800847e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008482:	4631      	mov	r1, r6
 8008484:	4628      	mov	r0, r5
 8008486:	47b8      	blx	r7
 8008488:	3001      	adds	r0, #1
 800848a:	f43f ae70 	beq.w	800816e <_printf_float+0xb6>
 800848e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008492:	2200      	movs	r2, #0
 8008494:	2300      	movs	r3, #0
 8008496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800849a:	f7f8 fb15 	bl	8000ac8 <__aeabi_dcmpeq>
 800849e:	b9c0      	cbnz	r0, 80084d2 <_printf_float+0x41a>
 80084a0:	4653      	mov	r3, sl
 80084a2:	f108 0201 	add.w	r2, r8, #1
 80084a6:	4631      	mov	r1, r6
 80084a8:	4628      	mov	r0, r5
 80084aa:	47b8      	blx	r7
 80084ac:	3001      	adds	r0, #1
 80084ae:	d10c      	bne.n	80084ca <_printf_float+0x412>
 80084b0:	e65d      	b.n	800816e <_printf_float+0xb6>
 80084b2:	2301      	movs	r3, #1
 80084b4:	465a      	mov	r2, fp
 80084b6:	4631      	mov	r1, r6
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	f43f ae56 	beq.w	800816e <_printf_float+0xb6>
 80084c2:	f108 0801 	add.w	r8, r8, #1
 80084c6:	45d0      	cmp	r8, sl
 80084c8:	dbf3      	blt.n	80084b2 <_printf_float+0x3fa>
 80084ca:	464b      	mov	r3, r9
 80084cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80084d0:	e6df      	b.n	8008292 <_printf_float+0x1da>
 80084d2:	f04f 0800 	mov.w	r8, #0
 80084d6:	f104 0b1a 	add.w	fp, r4, #26
 80084da:	e7f4      	b.n	80084c6 <_printf_float+0x40e>
 80084dc:	2301      	movs	r3, #1
 80084de:	4642      	mov	r2, r8
 80084e0:	e7e1      	b.n	80084a6 <_printf_float+0x3ee>
 80084e2:	2301      	movs	r3, #1
 80084e4:	464a      	mov	r2, r9
 80084e6:	4631      	mov	r1, r6
 80084e8:	4628      	mov	r0, r5
 80084ea:	47b8      	blx	r7
 80084ec:	3001      	adds	r0, #1
 80084ee:	f43f ae3e 	beq.w	800816e <_printf_float+0xb6>
 80084f2:	f108 0801 	add.w	r8, r8, #1
 80084f6:	68e3      	ldr	r3, [r4, #12]
 80084f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80084fa:	1a5b      	subs	r3, r3, r1
 80084fc:	4543      	cmp	r3, r8
 80084fe:	dcf0      	bgt.n	80084e2 <_printf_float+0x42a>
 8008500:	e6fc      	b.n	80082fc <_printf_float+0x244>
 8008502:	f04f 0800 	mov.w	r8, #0
 8008506:	f104 0919 	add.w	r9, r4, #25
 800850a:	e7f4      	b.n	80084f6 <_printf_float+0x43e>

0800850c <_printf_common>:
 800850c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008510:	4616      	mov	r6, r2
 8008512:	4698      	mov	r8, r3
 8008514:	688a      	ldr	r2, [r1, #8]
 8008516:	690b      	ldr	r3, [r1, #16]
 8008518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800851c:	4293      	cmp	r3, r2
 800851e:	bfb8      	it	lt
 8008520:	4613      	movlt	r3, r2
 8008522:	6033      	str	r3, [r6, #0]
 8008524:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008528:	4607      	mov	r7, r0
 800852a:	460c      	mov	r4, r1
 800852c:	b10a      	cbz	r2, 8008532 <_printf_common+0x26>
 800852e:	3301      	adds	r3, #1
 8008530:	6033      	str	r3, [r6, #0]
 8008532:	6823      	ldr	r3, [r4, #0]
 8008534:	0699      	lsls	r1, r3, #26
 8008536:	bf42      	ittt	mi
 8008538:	6833      	ldrmi	r3, [r6, #0]
 800853a:	3302      	addmi	r3, #2
 800853c:	6033      	strmi	r3, [r6, #0]
 800853e:	6825      	ldr	r5, [r4, #0]
 8008540:	f015 0506 	ands.w	r5, r5, #6
 8008544:	d106      	bne.n	8008554 <_printf_common+0x48>
 8008546:	f104 0a19 	add.w	sl, r4, #25
 800854a:	68e3      	ldr	r3, [r4, #12]
 800854c:	6832      	ldr	r2, [r6, #0]
 800854e:	1a9b      	subs	r3, r3, r2
 8008550:	42ab      	cmp	r3, r5
 8008552:	dc26      	bgt.n	80085a2 <_printf_common+0x96>
 8008554:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008558:	6822      	ldr	r2, [r4, #0]
 800855a:	3b00      	subs	r3, #0
 800855c:	bf18      	it	ne
 800855e:	2301      	movne	r3, #1
 8008560:	0692      	lsls	r2, r2, #26
 8008562:	d42b      	bmi.n	80085bc <_printf_common+0xb0>
 8008564:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008568:	4641      	mov	r1, r8
 800856a:	4638      	mov	r0, r7
 800856c:	47c8      	blx	r9
 800856e:	3001      	adds	r0, #1
 8008570:	d01e      	beq.n	80085b0 <_printf_common+0xa4>
 8008572:	6823      	ldr	r3, [r4, #0]
 8008574:	6922      	ldr	r2, [r4, #16]
 8008576:	f003 0306 	and.w	r3, r3, #6
 800857a:	2b04      	cmp	r3, #4
 800857c:	bf02      	ittt	eq
 800857e:	68e5      	ldreq	r5, [r4, #12]
 8008580:	6833      	ldreq	r3, [r6, #0]
 8008582:	1aed      	subeq	r5, r5, r3
 8008584:	68a3      	ldr	r3, [r4, #8]
 8008586:	bf0c      	ite	eq
 8008588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800858c:	2500      	movne	r5, #0
 800858e:	4293      	cmp	r3, r2
 8008590:	bfc4      	itt	gt
 8008592:	1a9b      	subgt	r3, r3, r2
 8008594:	18ed      	addgt	r5, r5, r3
 8008596:	2600      	movs	r6, #0
 8008598:	341a      	adds	r4, #26
 800859a:	42b5      	cmp	r5, r6
 800859c:	d11a      	bne.n	80085d4 <_printf_common+0xc8>
 800859e:	2000      	movs	r0, #0
 80085a0:	e008      	b.n	80085b4 <_printf_common+0xa8>
 80085a2:	2301      	movs	r3, #1
 80085a4:	4652      	mov	r2, sl
 80085a6:	4641      	mov	r1, r8
 80085a8:	4638      	mov	r0, r7
 80085aa:	47c8      	blx	r9
 80085ac:	3001      	adds	r0, #1
 80085ae:	d103      	bne.n	80085b8 <_printf_common+0xac>
 80085b0:	f04f 30ff 	mov.w	r0, #4294967295
 80085b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085b8:	3501      	adds	r5, #1
 80085ba:	e7c6      	b.n	800854a <_printf_common+0x3e>
 80085bc:	18e1      	adds	r1, r4, r3
 80085be:	1c5a      	adds	r2, r3, #1
 80085c0:	2030      	movs	r0, #48	@ 0x30
 80085c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085c6:	4422      	add	r2, r4
 80085c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085d0:	3302      	adds	r3, #2
 80085d2:	e7c7      	b.n	8008564 <_printf_common+0x58>
 80085d4:	2301      	movs	r3, #1
 80085d6:	4622      	mov	r2, r4
 80085d8:	4641      	mov	r1, r8
 80085da:	4638      	mov	r0, r7
 80085dc:	47c8      	blx	r9
 80085de:	3001      	adds	r0, #1
 80085e0:	d0e6      	beq.n	80085b0 <_printf_common+0xa4>
 80085e2:	3601      	adds	r6, #1
 80085e4:	e7d9      	b.n	800859a <_printf_common+0x8e>
	...

080085e8 <_printf_i>:
 80085e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085ec:	7e0f      	ldrb	r7, [r1, #24]
 80085ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80085f0:	2f78      	cmp	r7, #120	@ 0x78
 80085f2:	4691      	mov	r9, r2
 80085f4:	4680      	mov	r8, r0
 80085f6:	460c      	mov	r4, r1
 80085f8:	469a      	mov	sl, r3
 80085fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80085fe:	d807      	bhi.n	8008610 <_printf_i+0x28>
 8008600:	2f62      	cmp	r7, #98	@ 0x62
 8008602:	d80a      	bhi.n	800861a <_printf_i+0x32>
 8008604:	2f00      	cmp	r7, #0
 8008606:	f000 80d1 	beq.w	80087ac <_printf_i+0x1c4>
 800860a:	2f58      	cmp	r7, #88	@ 0x58
 800860c:	f000 80b8 	beq.w	8008780 <_printf_i+0x198>
 8008610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008614:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008618:	e03a      	b.n	8008690 <_printf_i+0xa8>
 800861a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800861e:	2b15      	cmp	r3, #21
 8008620:	d8f6      	bhi.n	8008610 <_printf_i+0x28>
 8008622:	a101      	add	r1, pc, #4	@ (adr r1, 8008628 <_printf_i+0x40>)
 8008624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008628:	08008681 	.word	0x08008681
 800862c:	08008695 	.word	0x08008695
 8008630:	08008611 	.word	0x08008611
 8008634:	08008611 	.word	0x08008611
 8008638:	08008611 	.word	0x08008611
 800863c:	08008611 	.word	0x08008611
 8008640:	08008695 	.word	0x08008695
 8008644:	08008611 	.word	0x08008611
 8008648:	08008611 	.word	0x08008611
 800864c:	08008611 	.word	0x08008611
 8008650:	08008611 	.word	0x08008611
 8008654:	08008793 	.word	0x08008793
 8008658:	080086bf 	.word	0x080086bf
 800865c:	0800874d 	.word	0x0800874d
 8008660:	08008611 	.word	0x08008611
 8008664:	08008611 	.word	0x08008611
 8008668:	080087b5 	.word	0x080087b5
 800866c:	08008611 	.word	0x08008611
 8008670:	080086bf 	.word	0x080086bf
 8008674:	08008611 	.word	0x08008611
 8008678:	08008611 	.word	0x08008611
 800867c:	08008755 	.word	0x08008755
 8008680:	6833      	ldr	r3, [r6, #0]
 8008682:	1d1a      	adds	r2, r3, #4
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	6032      	str	r2, [r6, #0]
 8008688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800868c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008690:	2301      	movs	r3, #1
 8008692:	e09c      	b.n	80087ce <_printf_i+0x1e6>
 8008694:	6833      	ldr	r3, [r6, #0]
 8008696:	6820      	ldr	r0, [r4, #0]
 8008698:	1d19      	adds	r1, r3, #4
 800869a:	6031      	str	r1, [r6, #0]
 800869c:	0606      	lsls	r6, r0, #24
 800869e:	d501      	bpl.n	80086a4 <_printf_i+0xbc>
 80086a0:	681d      	ldr	r5, [r3, #0]
 80086a2:	e003      	b.n	80086ac <_printf_i+0xc4>
 80086a4:	0645      	lsls	r5, r0, #25
 80086a6:	d5fb      	bpl.n	80086a0 <_printf_i+0xb8>
 80086a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086ac:	2d00      	cmp	r5, #0
 80086ae:	da03      	bge.n	80086b8 <_printf_i+0xd0>
 80086b0:	232d      	movs	r3, #45	@ 0x2d
 80086b2:	426d      	negs	r5, r5
 80086b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086b8:	4858      	ldr	r0, [pc, #352]	@ (800881c <_printf_i+0x234>)
 80086ba:	230a      	movs	r3, #10
 80086bc:	e011      	b.n	80086e2 <_printf_i+0xfa>
 80086be:	6821      	ldr	r1, [r4, #0]
 80086c0:	6833      	ldr	r3, [r6, #0]
 80086c2:	0608      	lsls	r0, r1, #24
 80086c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80086c8:	d402      	bmi.n	80086d0 <_printf_i+0xe8>
 80086ca:	0649      	lsls	r1, r1, #25
 80086cc:	bf48      	it	mi
 80086ce:	b2ad      	uxthmi	r5, r5
 80086d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80086d2:	4852      	ldr	r0, [pc, #328]	@ (800881c <_printf_i+0x234>)
 80086d4:	6033      	str	r3, [r6, #0]
 80086d6:	bf14      	ite	ne
 80086d8:	230a      	movne	r3, #10
 80086da:	2308      	moveq	r3, #8
 80086dc:	2100      	movs	r1, #0
 80086de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80086e2:	6866      	ldr	r6, [r4, #4]
 80086e4:	60a6      	str	r6, [r4, #8]
 80086e6:	2e00      	cmp	r6, #0
 80086e8:	db05      	blt.n	80086f6 <_printf_i+0x10e>
 80086ea:	6821      	ldr	r1, [r4, #0]
 80086ec:	432e      	orrs	r6, r5
 80086ee:	f021 0104 	bic.w	r1, r1, #4
 80086f2:	6021      	str	r1, [r4, #0]
 80086f4:	d04b      	beq.n	800878e <_printf_i+0x1a6>
 80086f6:	4616      	mov	r6, r2
 80086f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80086fc:	fb03 5711 	mls	r7, r3, r1, r5
 8008700:	5dc7      	ldrb	r7, [r0, r7]
 8008702:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008706:	462f      	mov	r7, r5
 8008708:	42bb      	cmp	r3, r7
 800870a:	460d      	mov	r5, r1
 800870c:	d9f4      	bls.n	80086f8 <_printf_i+0x110>
 800870e:	2b08      	cmp	r3, #8
 8008710:	d10b      	bne.n	800872a <_printf_i+0x142>
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	07df      	lsls	r7, r3, #31
 8008716:	d508      	bpl.n	800872a <_printf_i+0x142>
 8008718:	6923      	ldr	r3, [r4, #16]
 800871a:	6861      	ldr	r1, [r4, #4]
 800871c:	4299      	cmp	r1, r3
 800871e:	bfde      	ittt	le
 8008720:	2330      	movle	r3, #48	@ 0x30
 8008722:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008726:	f106 36ff 	addle.w	r6, r6, #4294967295
 800872a:	1b92      	subs	r2, r2, r6
 800872c:	6122      	str	r2, [r4, #16]
 800872e:	f8cd a000 	str.w	sl, [sp]
 8008732:	464b      	mov	r3, r9
 8008734:	aa03      	add	r2, sp, #12
 8008736:	4621      	mov	r1, r4
 8008738:	4640      	mov	r0, r8
 800873a:	f7ff fee7 	bl	800850c <_printf_common>
 800873e:	3001      	adds	r0, #1
 8008740:	d14a      	bne.n	80087d8 <_printf_i+0x1f0>
 8008742:	f04f 30ff 	mov.w	r0, #4294967295
 8008746:	b004      	add	sp, #16
 8008748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800874c:	6823      	ldr	r3, [r4, #0]
 800874e:	f043 0320 	orr.w	r3, r3, #32
 8008752:	6023      	str	r3, [r4, #0]
 8008754:	4832      	ldr	r0, [pc, #200]	@ (8008820 <_printf_i+0x238>)
 8008756:	2778      	movs	r7, #120	@ 0x78
 8008758:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	6831      	ldr	r1, [r6, #0]
 8008760:	061f      	lsls	r7, r3, #24
 8008762:	f851 5b04 	ldr.w	r5, [r1], #4
 8008766:	d402      	bmi.n	800876e <_printf_i+0x186>
 8008768:	065f      	lsls	r7, r3, #25
 800876a:	bf48      	it	mi
 800876c:	b2ad      	uxthmi	r5, r5
 800876e:	6031      	str	r1, [r6, #0]
 8008770:	07d9      	lsls	r1, r3, #31
 8008772:	bf44      	itt	mi
 8008774:	f043 0320 	orrmi.w	r3, r3, #32
 8008778:	6023      	strmi	r3, [r4, #0]
 800877a:	b11d      	cbz	r5, 8008784 <_printf_i+0x19c>
 800877c:	2310      	movs	r3, #16
 800877e:	e7ad      	b.n	80086dc <_printf_i+0xf4>
 8008780:	4826      	ldr	r0, [pc, #152]	@ (800881c <_printf_i+0x234>)
 8008782:	e7e9      	b.n	8008758 <_printf_i+0x170>
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	f023 0320 	bic.w	r3, r3, #32
 800878a:	6023      	str	r3, [r4, #0]
 800878c:	e7f6      	b.n	800877c <_printf_i+0x194>
 800878e:	4616      	mov	r6, r2
 8008790:	e7bd      	b.n	800870e <_printf_i+0x126>
 8008792:	6833      	ldr	r3, [r6, #0]
 8008794:	6825      	ldr	r5, [r4, #0]
 8008796:	6961      	ldr	r1, [r4, #20]
 8008798:	1d18      	adds	r0, r3, #4
 800879a:	6030      	str	r0, [r6, #0]
 800879c:	062e      	lsls	r6, r5, #24
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	d501      	bpl.n	80087a6 <_printf_i+0x1be>
 80087a2:	6019      	str	r1, [r3, #0]
 80087a4:	e002      	b.n	80087ac <_printf_i+0x1c4>
 80087a6:	0668      	lsls	r0, r5, #25
 80087a8:	d5fb      	bpl.n	80087a2 <_printf_i+0x1ba>
 80087aa:	8019      	strh	r1, [r3, #0]
 80087ac:	2300      	movs	r3, #0
 80087ae:	6123      	str	r3, [r4, #16]
 80087b0:	4616      	mov	r6, r2
 80087b2:	e7bc      	b.n	800872e <_printf_i+0x146>
 80087b4:	6833      	ldr	r3, [r6, #0]
 80087b6:	1d1a      	adds	r2, r3, #4
 80087b8:	6032      	str	r2, [r6, #0]
 80087ba:	681e      	ldr	r6, [r3, #0]
 80087bc:	6862      	ldr	r2, [r4, #4]
 80087be:	2100      	movs	r1, #0
 80087c0:	4630      	mov	r0, r6
 80087c2:	f7f7 fd05 	bl	80001d0 <memchr>
 80087c6:	b108      	cbz	r0, 80087cc <_printf_i+0x1e4>
 80087c8:	1b80      	subs	r0, r0, r6
 80087ca:	6060      	str	r0, [r4, #4]
 80087cc:	6863      	ldr	r3, [r4, #4]
 80087ce:	6123      	str	r3, [r4, #16]
 80087d0:	2300      	movs	r3, #0
 80087d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087d6:	e7aa      	b.n	800872e <_printf_i+0x146>
 80087d8:	6923      	ldr	r3, [r4, #16]
 80087da:	4632      	mov	r2, r6
 80087dc:	4649      	mov	r1, r9
 80087de:	4640      	mov	r0, r8
 80087e0:	47d0      	blx	sl
 80087e2:	3001      	adds	r0, #1
 80087e4:	d0ad      	beq.n	8008742 <_printf_i+0x15a>
 80087e6:	6823      	ldr	r3, [r4, #0]
 80087e8:	079b      	lsls	r3, r3, #30
 80087ea:	d413      	bmi.n	8008814 <_printf_i+0x22c>
 80087ec:	68e0      	ldr	r0, [r4, #12]
 80087ee:	9b03      	ldr	r3, [sp, #12]
 80087f0:	4298      	cmp	r0, r3
 80087f2:	bfb8      	it	lt
 80087f4:	4618      	movlt	r0, r3
 80087f6:	e7a6      	b.n	8008746 <_printf_i+0x15e>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4632      	mov	r2, r6
 80087fc:	4649      	mov	r1, r9
 80087fe:	4640      	mov	r0, r8
 8008800:	47d0      	blx	sl
 8008802:	3001      	adds	r0, #1
 8008804:	d09d      	beq.n	8008742 <_printf_i+0x15a>
 8008806:	3501      	adds	r5, #1
 8008808:	68e3      	ldr	r3, [r4, #12]
 800880a:	9903      	ldr	r1, [sp, #12]
 800880c:	1a5b      	subs	r3, r3, r1
 800880e:	42ab      	cmp	r3, r5
 8008810:	dcf2      	bgt.n	80087f8 <_printf_i+0x210>
 8008812:	e7eb      	b.n	80087ec <_printf_i+0x204>
 8008814:	2500      	movs	r5, #0
 8008816:	f104 0619 	add.w	r6, r4, #25
 800881a:	e7f5      	b.n	8008808 <_printf_i+0x220>
 800881c:	0800f646 	.word	0x0800f646
 8008820:	0800f657 	.word	0x0800f657

08008824 <_scanf_float>:
 8008824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	b087      	sub	sp, #28
 800882a:	4691      	mov	r9, r2
 800882c:	9303      	str	r3, [sp, #12]
 800882e:	688b      	ldr	r3, [r1, #8]
 8008830:	1e5a      	subs	r2, r3, #1
 8008832:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008836:	bf81      	itttt	hi
 8008838:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800883c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008840:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008844:	608b      	strhi	r3, [r1, #8]
 8008846:	680b      	ldr	r3, [r1, #0]
 8008848:	460a      	mov	r2, r1
 800884a:	f04f 0500 	mov.w	r5, #0
 800884e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008852:	f842 3b1c 	str.w	r3, [r2], #28
 8008856:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800885a:	4680      	mov	r8, r0
 800885c:	460c      	mov	r4, r1
 800885e:	bf98      	it	ls
 8008860:	f04f 0b00 	movls.w	fp, #0
 8008864:	9201      	str	r2, [sp, #4]
 8008866:	4616      	mov	r6, r2
 8008868:	46aa      	mov	sl, r5
 800886a:	462f      	mov	r7, r5
 800886c:	9502      	str	r5, [sp, #8]
 800886e:	68a2      	ldr	r2, [r4, #8]
 8008870:	b15a      	cbz	r2, 800888a <_scanf_float+0x66>
 8008872:	f8d9 3000 	ldr.w	r3, [r9]
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	2b4e      	cmp	r3, #78	@ 0x4e
 800887a:	d863      	bhi.n	8008944 <_scanf_float+0x120>
 800887c:	2b40      	cmp	r3, #64	@ 0x40
 800887e:	d83b      	bhi.n	80088f8 <_scanf_float+0xd4>
 8008880:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008884:	b2c8      	uxtb	r0, r1
 8008886:	280e      	cmp	r0, #14
 8008888:	d939      	bls.n	80088fe <_scanf_float+0xda>
 800888a:	b11f      	cbz	r7, 8008894 <_scanf_float+0x70>
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008898:	f1ba 0f01 	cmp.w	sl, #1
 800889c:	f200 8114 	bhi.w	8008ac8 <_scanf_float+0x2a4>
 80088a0:	9b01      	ldr	r3, [sp, #4]
 80088a2:	429e      	cmp	r6, r3
 80088a4:	f200 8105 	bhi.w	8008ab2 <_scanf_float+0x28e>
 80088a8:	2001      	movs	r0, #1
 80088aa:	b007      	add	sp, #28
 80088ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80088b4:	2a0d      	cmp	r2, #13
 80088b6:	d8e8      	bhi.n	800888a <_scanf_float+0x66>
 80088b8:	a101      	add	r1, pc, #4	@ (adr r1, 80088c0 <_scanf_float+0x9c>)
 80088ba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088be:	bf00      	nop
 80088c0:	08008a09 	.word	0x08008a09
 80088c4:	0800888b 	.word	0x0800888b
 80088c8:	0800888b 	.word	0x0800888b
 80088cc:	0800888b 	.word	0x0800888b
 80088d0:	08008a65 	.word	0x08008a65
 80088d4:	08008a3f 	.word	0x08008a3f
 80088d8:	0800888b 	.word	0x0800888b
 80088dc:	0800888b 	.word	0x0800888b
 80088e0:	08008a17 	.word	0x08008a17
 80088e4:	0800888b 	.word	0x0800888b
 80088e8:	0800888b 	.word	0x0800888b
 80088ec:	0800888b 	.word	0x0800888b
 80088f0:	0800888b 	.word	0x0800888b
 80088f4:	080089d3 	.word	0x080089d3
 80088f8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80088fc:	e7da      	b.n	80088b4 <_scanf_float+0x90>
 80088fe:	290e      	cmp	r1, #14
 8008900:	d8c3      	bhi.n	800888a <_scanf_float+0x66>
 8008902:	a001      	add	r0, pc, #4	@ (adr r0, 8008908 <_scanf_float+0xe4>)
 8008904:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008908:	080089c3 	.word	0x080089c3
 800890c:	0800888b 	.word	0x0800888b
 8008910:	080089c3 	.word	0x080089c3
 8008914:	08008a53 	.word	0x08008a53
 8008918:	0800888b 	.word	0x0800888b
 800891c:	08008965 	.word	0x08008965
 8008920:	080089a9 	.word	0x080089a9
 8008924:	080089a9 	.word	0x080089a9
 8008928:	080089a9 	.word	0x080089a9
 800892c:	080089a9 	.word	0x080089a9
 8008930:	080089a9 	.word	0x080089a9
 8008934:	080089a9 	.word	0x080089a9
 8008938:	080089a9 	.word	0x080089a9
 800893c:	080089a9 	.word	0x080089a9
 8008940:	080089a9 	.word	0x080089a9
 8008944:	2b6e      	cmp	r3, #110	@ 0x6e
 8008946:	d809      	bhi.n	800895c <_scanf_float+0x138>
 8008948:	2b60      	cmp	r3, #96	@ 0x60
 800894a:	d8b1      	bhi.n	80088b0 <_scanf_float+0x8c>
 800894c:	2b54      	cmp	r3, #84	@ 0x54
 800894e:	d07b      	beq.n	8008a48 <_scanf_float+0x224>
 8008950:	2b59      	cmp	r3, #89	@ 0x59
 8008952:	d19a      	bne.n	800888a <_scanf_float+0x66>
 8008954:	2d07      	cmp	r5, #7
 8008956:	d198      	bne.n	800888a <_scanf_float+0x66>
 8008958:	2508      	movs	r5, #8
 800895a:	e02f      	b.n	80089bc <_scanf_float+0x198>
 800895c:	2b74      	cmp	r3, #116	@ 0x74
 800895e:	d073      	beq.n	8008a48 <_scanf_float+0x224>
 8008960:	2b79      	cmp	r3, #121	@ 0x79
 8008962:	e7f6      	b.n	8008952 <_scanf_float+0x12e>
 8008964:	6821      	ldr	r1, [r4, #0]
 8008966:	05c8      	lsls	r0, r1, #23
 8008968:	d51e      	bpl.n	80089a8 <_scanf_float+0x184>
 800896a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800896e:	6021      	str	r1, [r4, #0]
 8008970:	3701      	adds	r7, #1
 8008972:	f1bb 0f00 	cmp.w	fp, #0
 8008976:	d003      	beq.n	8008980 <_scanf_float+0x15c>
 8008978:	3201      	adds	r2, #1
 800897a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800897e:	60a2      	str	r2, [r4, #8]
 8008980:	68a3      	ldr	r3, [r4, #8]
 8008982:	3b01      	subs	r3, #1
 8008984:	60a3      	str	r3, [r4, #8]
 8008986:	6923      	ldr	r3, [r4, #16]
 8008988:	3301      	adds	r3, #1
 800898a:	6123      	str	r3, [r4, #16]
 800898c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008990:	3b01      	subs	r3, #1
 8008992:	2b00      	cmp	r3, #0
 8008994:	f8c9 3004 	str.w	r3, [r9, #4]
 8008998:	f340 8082 	ble.w	8008aa0 <_scanf_float+0x27c>
 800899c:	f8d9 3000 	ldr.w	r3, [r9]
 80089a0:	3301      	adds	r3, #1
 80089a2:	f8c9 3000 	str.w	r3, [r9]
 80089a6:	e762      	b.n	800886e <_scanf_float+0x4a>
 80089a8:	eb1a 0105 	adds.w	r1, sl, r5
 80089ac:	f47f af6d 	bne.w	800888a <_scanf_float+0x66>
 80089b0:	6822      	ldr	r2, [r4, #0]
 80089b2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80089b6:	6022      	str	r2, [r4, #0]
 80089b8:	460d      	mov	r5, r1
 80089ba:	468a      	mov	sl, r1
 80089bc:	f806 3b01 	strb.w	r3, [r6], #1
 80089c0:	e7de      	b.n	8008980 <_scanf_float+0x15c>
 80089c2:	6822      	ldr	r2, [r4, #0]
 80089c4:	0610      	lsls	r0, r2, #24
 80089c6:	f57f af60 	bpl.w	800888a <_scanf_float+0x66>
 80089ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089ce:	6022      	str	r2, [r4, #0]
 80089d0:	e7f4      	b.n	80089bc <_scanf_float+0x198>
 80089d2:	f1ba 0f00 	cmp.w	sl, #0
 80089d6:	d10c      	bne.n	80089f2 <_scanf_float+0x1ce>
 80089d8:	b977      	cbnz	r7, 80089f8 <_scanf_float+0x1d4>
 80089da:	6822      	ldr	r2, [r4, #0]
 80089dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80089e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80089e4:	d108      	bne.n	80089f8 <_scanf_float+0x1d4>
 80089e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80089ea:	6022      	str	r2, [r4, #0]
 80089ec:	f04f 0a01 	mov.w	sl, #1
 80089f0:	e7e4      	b.n	80089bc <_scanf_float+0x198>
 80089f2:	f1ba 0f02 	cmp.w	sl, #2
 80089f6:	d050      	beq.n	8008a9a <_scanf_float+0x276>
 80089f8:	2d01      	cmp	r5, #1
 80089fa:	d002      	beq.n	8008a02 <_scanf_float+0x1de>
 80089fc:	2d04      	cmp	r5, #4
 80089fe:	f47f af44 	bne.w	800888a <_scanf_float+0x66>
 8008a02:	3501      	adds	r5, #1
 8008a04:	b2ed      	uxtb	r5, r5
 8008a06:	e7d9      	b.n	80089bc <_scanf_float+0x198>
 8008a08:	f1ba 0f01 	cmp.w	sl, #1
 8008a0c:	f47f af3d 	bne.w	800888a <_scanf_float+0x66>
 8008a10:	f04f 0a02 	mov.w	sl, #2
 8008a14:	e7d2      	b.n	80089bc <_scanf_float+0x198>
 8008a16:	b975      	cbnz	r5, 8008a36 <_scanf_float+0x212>
 8008a18:	2f00      	cmp	r7, #0
 8008a1a:	f47f af37 	bne.w	800888c <_scanf_float+0x68>
 8008a1e:	6822      	ldr	r2, [r4, #0]
 8008a20:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a24:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a28:	f040 8103 	bne.w	8008c32 <_scanf_float+0x40e>
 8008a2c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a30:	6022      	str	r2, [r4, #0]
 8008a32:	2501      	movs	r5, #1
 8008a34:	e7c2      	b.n	80089bc <_scanf_float+0x198>
 8008a36:	2d03      	cmp	r5, #3
 8008a38:	d0e3      	beq.n	8008a02 <_scanf_float+0x1de>
 8008a3a:	2d05      	cmp	r5, #5
 8008a3c:	e7df      	b.n	80089fe <_scanf_float+0x1da>
 8008a3e:	2d02      	cmp	r5, #2
 8008a40:	f47f af23 	bne.w	800888a <_scanf_float+0x66>
 8008a44:	2503      	movs	r5, #3
 8008a46:	e7b9      	b.n	80089bc <_scanf_float+0x198>
 8008a48:	2d06      	cmp	r5, #6
 8008a4a:	f47f af1e 	bne.w	800888a <_scanf_float+0x66>
 8008a4e:	2507      	movs	r5, #7
 8008a50:	e7b4      	b.n	80089bc <_scanf_float+0x198>
 8008a52:	6822      	ldr	r2, [r4, #0]
 8008a54:	0591      	lsls	r1, r2, #22
 8008a56:	f57f af18 	bpl.w	800888a <_scanf_float+0x66>
 8008a5a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008a5e:	6022      	str	r2, [r4, #0]
 8008a60:	9702      	str	r7, [sp, #8]
 8008a62:	e7ab      	b.n	80089bc <_scanf_float+0x198>
 8008a64:	6822      	ldr	r2, [r4, #0]
 8008a66:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008a6a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008a6e:	d005      	beq.n	8008a7c <_scanf_float+0x258>
 8008a70:	0550      	lsls	r0, r2, #21
 8008a72:	f57f af0a 	bpl.w	800888a <_scanf_float+0x66>
 8008a76:	2f00      	cmp	r7, #0
 8008a78:	f000 80db 	beq.w	8008c32 <_scanf_float+0x40e>
 8008a7c:	0591      	lsls	r1, r2, #22
 8008a7e:	bf58      	it	pl
 8008a80:	9902      	ldrpl	r1, [sp, #8]
 8008a82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a86:	bf58      	it	pl
 8008a88:	1a79      	subpl	r1, r7, r1
 8008a8a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008a8e:	bf58      	it	pl
 8008a90:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008a94:	6022      	str	r2, [r4, #0]
 8008a96:	2700      	movs	r7, #0
 8008a98:	e790      	b.n	80089bc <_scanf_float+0x198>
 8008a9a:	f04f 0a03 	mov.w	sl, #3
 8008a9e:	e78d      	b.n	80089bc <_scanf_float+0x198>
 8008aa0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008aa4:	4649      	mov	r1, r9
 8008aa6:	4640      	mov	r0, r8
 8008aa8:	4798      	blx	r3
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	f43f aedf 	beq.w	800886e <_scanf_float+0x4a>
 8008ab0:	e6eb      	b.n	800888a <_scanf_float+0x66>
 8008ab2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ab6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008aba:	464a      	mov	r2, r9
 8008abc:	4640      	mov	r0, r8
 8008abe:	4798      	blx	r3
 8008ac0:	6923      	ldr	r3, [r4, #16]
 8008ac2:	3b01      	subs	r3, #1
 8008ac4:	6123      	str	r3, [r4, #16]
 8008ac6:	e6eb      	b.n	80088a0 <_scanf_float+0x7c>
 8008ac8:	1e6b      	subs	r3, r5, #1
 8008aca:	2b06      	cmp	r3, #6
 8008acc:	d824      	bhi.n	8008b18 <_scanf_float+0x2f4>
 8008ace:	2d02      	cmp	r5, #2
 8008ad0:	d836      	bhi.n	8008b40 <_scanf_float+0x31c>
 8008ad2:	9b01      	ldr	r3, [sp, #4]
 8008ad4:	429e      	cmp	r6, r3
 8008ad6:	f67f aee7 	bls.w	80088a8 <_scanf_float+0x84>
 8008ada:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ade:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ae2:	464a      	mov	r2, r9
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	4798      	blx	r3
 8008ae8:	6923      	ldr	r3, [r4, #16]
 8008aea:	3b01      	subs	r3, #1
 8008aec:	6123      	str	r3, [r4, #16]
 8008aee:	e7f0      	b.n	8008ad2 <_scanf_float+0x2ae>
 8008af0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008af4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008af8:	464a      	mov	r2, r9
 8008afa:	4640      	mov	r0, r8
 8008afc:	4798      	blx	r3
 8008afe:	6923      	ldr	r3, [r4, #16]
 8008b00:	3b01      	subs	r3, #1
 8008b02:	6123      	str	r3, [r4, #16]
 8008b04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b08:	fa5f fa8a 	uxtb.w	sl, sl
 8008b0c:	f1ba 0f02 	cmp.w	sl, #2
 8008b10:	d1ee      	bne.n	8008af0 <_scanf_float+0x2cc>
 8008b12:	3d03      	subs	r5, #3
 8008b14:	b2ed      	uxtb	r5, r5
 8008b16:	1b76      	subs	r6, r6, r5
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	05da      	lsls	r2, r3, #23
 8008b1c:	d530      	bpl.n	8008b80 <_scanf_float+0x35c>
 8008b1e:	055b      	lsls	r3, r3, #21
 8008b20:	d511      	bpl.n	8008b46 <_scanf_float+0x322>
 8008b22:	9b01      	ldr	r3, [sp, #4]
 8008b24:	429e      	cmp	r6, r3
 8008b26:	f67f aebf 	bls.w	80088a8 <_scanf_float+0x84>
 8008b2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b32:	464a      	mov	r2, r9
 8008b34:	4640      	mov	r0, r8
 8008b36:	4798      	blx	r3
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	6123      	str	r3, [r4, #16]
 8008b3e:	e7f0      	b.n	8008b22 <_scanf_float+0x2fe>
 8008b40:	46aa      	mov	sl, r5
 8008b42:	46b3      	mov	fp, r6
 8008b44:	e7de      	b.n	8008b04 <_scanf_float+0x2e0>
 8008b46:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	2965      	cmp	r1, #101	@ 0x65
 8008b4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b52:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b56:	6123      	str	r3, [r4, #16]
 8008b58:	d00c      	beq.n	8008b74 <_scanf_float+0x350>
 8008b5a:	2945      	cmp	r1, #69	@ 0x45
 8008b5c:	d00a      	beq.n	8008b74 <_scanf_float+0x350>
 8008b5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b62:	464a      	mov	r2, r9
 8008b64:	4640      	mov	r0, r8
 8008b66:	4798      	blx	r3
 8008b68:	6923      	ldr	r3, [r4, #16]
 8008b6a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	1eb5      	subs	r5, r6, #2
 8008b72:	6123      	str	r3, [r4, #16]
 8008b74:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b78:	464a      	mov	r2, r9
 8008b7a:	4640      	mov	r0, r8
 8008b7c:	4798      	blx	r3
 8008b7e:	462e      	mov	r6, r5
 8008b80:	6822      	ldr	r2, [r4, #0]
 8008b82:	f012 0210 	ands.w	r2, r2, #16
 8008b86:	d001      	beq.n	8008b8c <_scanf_float+0x368>
 8008b88:	2000      	movs	r0, #0
 8008b8a:	e68e      	b.n	80088aa <_scanf_float+0x86>
 8008b8c:	7032      	strb	r2, [r6, #0]
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b98:	d125      	bne.n	8008be6 <_scanf_float+0x3c2>
 8008b9a:	9b02      	ldr	r3, [sp, #8]
 8008b9c:	429f      	cmp	r7, r3
 8008b9e:	d00a      	beq.n	8008bb6 <_scanf_float+0x392>
 8008ba0:	1bda      	subs	r2, r3, r7
 8008ba2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008ba6:	429e      	cmp	r6, r3
 8008ba8:	bf28      	it	cs
 8008baa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008bae:	4922      	ldr	r1, [pc, #136]	@ (8008c38 <_scanf_float+0x414>)
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	f000 f907 	bl	8008dc4 <siprintf>
 8008bb6:	9901      	ldr	r1, [sp, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	4640      	mov	r0, r8
 8008bbc:	f002 fbf4 	bl	800b3a8 <_strtod_r>
 8008bc0:	9b03      	ldr	r3, [sp, #12]
 8008bc2:	6821      	ldr	r1, [r4, #0]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f011 0f02 	tst.w	r1, #2
 8008bca:	ec57 6b10 	vmov	r6, r7, d0
 8008bce:	f103 0204 	add.w	r2, r3, #4
 8008bd2:	d015      	beq.n	8008c00 <_scanf_float+0x3dc>
 8008bd4:	9903      	ldr	r1, [sp, #12]
 8008bd6:	600a      	str	r2, [r1, #0]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	e9c3 6700 	strd	r6, r7, [r3]
 8008bde:	68e3      	ldr	r3, [r4, #12]
 8008be0:	3301      	adds	r3, #1
 8008be2:	60e3      	str	r3, [r4, #12]
 8008be4:	e7d0      	b.n	8008b88 <_scanf_float+0x364>
 8008be6:	9b04      	ldr	r3, [sp, #16]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d0e4      	beq.n	8008bb6 <_scanf_float+0x392>
 8008bec:	9905      	ldr	r1, [sp, #20]
 8008bee:	230a      	movs	r3, #10
 8008bf0:	3101      	adds	r1, #1
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	f002 fc58 	bl	800b4a8 <_strtol_r>
 8008bf8:	9b04      	ldr	r3, [sp, #16]
 8008bfa:	9e05      	ldr	r6, [sp, #20]
 8008bfc:	1ac2      	subs	r2, r0, r3
 8008bfe:	e7d0      	b.n	8008ba2 <_scanf_float+0x37e>
 8008c00:	f011 0f04 	tst.w	r1, #4
 8008c04:	9903      	ldr	r1, [sp, #12]
 8008c06:	600a      	str	r2, [r1, #0]
 8008c08:	d1e6      	bne.n	8008bd8 <_scanf_float+0x3b4>
 8008c0a:	681d      	ldr	r5, [r3, #0]
 8008c0c:	4632      	mov	r2, r6
 8008c0e:	463b      	mov	r3, r7
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 ff8a 	bl	8000b2c <__aeabi_dcmpun>
 8008c18:	b128      	cbz	r0, 8008c26 <_scanf_float+0x402>
 8008c1a:	4808      	ldr	r0, [pc, #32]	@ (8008c3c <_scanf_float+0x418>)
 8008c1c:	f000 f9b8 	bl	8008f90 <nanf>
 8008c20:	ed85 0a00 	vstr	s0, [r5]
 8008c24:	e7db      	b.n	8008bde <_scanf_float+0x3ba>
 8008c26:	4630      	mov	r0, r6
 8008c28:	4639      	mov	r1, r7
 8008c2a:	f7f7 ffdd 	bl	8000be8 <__aeabi_d2f>
 8008c2e:	6028      	str	r0, [r5, #0]
 8008c30:	e7d5      	b.n	8008bde <_scanf_float+0x3ba>
 8008c32:	2700      	movs	r7, #0
 8008c34:	e62e      	b.n	8008894 <_scanf_float+0x70>
 8008c36:	bf00      	nop
 8008c38:	0800f668 	.word	0x0800f668
 8008c3c:	0800f7a9 	.word	0x0800f7a9

08008c40 <std>:
 8008c40:	2300      	movs	r3, #0
 8008c42:	b510      	push	{r4, lr}
 8008c44:	4604      	mov	r4, r0
 8008c46:	e9c0 3300 	strd	r3, r3, [r0]
 8008c4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c4e:	6083      	str	r3, [r0, #8]
 8008c50:	8181      	strh	r1, [r0, #12]
 8008c52:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c54:	81c2      	strh	r2, [r0, #14]
 8008c56:	6183      	str	r3, [r0, #24]
 8008c58:	4619      	mov	r1, r3
 8008c5a:	2208      	movs	r2, #8
 8008c5c:	305c      	adds	r0, #92	@ 0x5c
 8008c5e:	f000 f916 	bl	8008e8e <memset>
 8008c62:	4b0d      	ldr	r3, [pc, #52]	@ (8008c98 <std+0x58>)
 8008c64:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c66:	4b0d      	ldr	r3, [pc, #52]	@ (8008c9c <std+0x5c>)
 8008c68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca0 <std+0x60>)
 8008c6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca4 <std+0x64>)
 8008c70:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c72:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca8 <std+0x68>)
 8008c74:	6224      	str	r4, [r4, #32]
 8008c76:	429c      	cmp	r4, r3
 8008c78:	d006      	beq.n	8008c88 <std+0x48>
 8008c7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c7e:	4294      	cmp	r4, r2
 8008c80:	d002      	beq.n	8008c88 <std+0x48>
 8008c82:	33d0      	adds	r3, #208	@ 0xd0
 8008c84:	429c      	cmp	r4, r3
 8008c86:	d105      	bne.n	8008c94 <std+0x54>
 8008c88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c90:	f000 b97a 	b.w	8008f88 <__retarget_lock_init_recursive>
 8008c94:	bd10      	pop	{r4, pc}
 8008c96:	bf00      	nop
 8008c98:	08008e09 	.word	0x08008e09
 8008c9c:	08008e2b 	.word	0x08008e2b
 8008ca0:	08008e63 	.word	0x08008e63
 8008ca4:	08008e87 	.word	0x08008e87
 8008ca8:	20000554 	.word	0x20000554

08008cac <stdio_exit_handler>:
 8008cac:	4a02      	ldr	r2, [pc, #8]	@ (8008cb8 <stdio_exit_handler+0xc>)
 8008cae:	4903      	ldr	r1, [pc, #12]	@ (8008cbc <stdio_exit_handler+0x10>)
 8008cb0:	4803      	ldr	r0, [pc, #12]	@ (8008cc0 <stdio_exit_handler+0x14>)
 8008cb2:	f000 b869 	b.w	8008d88 <_fwalk_sglue>
 8008cb6:	bf00      	nop
 8008cb8:	20000014 	.word	0x20000014
 8008cbc:	0800b865 	.word	0x0800b865
 8008cc0:	20000024 	.word	0x20000024

08008cc4 <cleanup_stdio>:
 8008cc4:	6841      	ldr	r1, [r0, #4]
 8008cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8008cf8 <cleanup_stdio+0x34>)
 8008cc8:	4299      	cmp	r1, r3
 8008cca:	b510      	push	{r4, lr}
 8008ccc:	4604      	mov	r4, r0
 8008cce:	d001      	beq.n	8008cd4 <cleanup_stdio+0x10>
 8008cd0:	f002 fdc8 	bl	800b864 <_fflush_r>
 8008cd4:	68a1      	ldr	r1, [r4, #8]
 8008cd6:	4b09      	ldr	r3, [pc, #36]	@ (8008cfc <cleanup_stdio+0x38>)
 8008cd8:	4299      	cmp	r1, r3
 8008cda:	d002      	beq.n	8008ce2 <cleanup_stdio+0x1e>
 8008cdc:	4620      	mov	r0, r4
 8008cde:	f002 fdc1 	bl	800b864 <_fflush_r>
 8008ce2:	68e1      	ldr	r1, [r4, #12]
 8008ce4:	4b06      	ldr	r3, [pc, #24]	@ (8008d00 <cleanup_stdio+0x3c>)
 8008ce6:	4299      	cmp	r1, r3
 8008ce8:	d004      	beq.n	8008cf4 <cleanup_stdio+0x30>
 8008cea:	4620      	mov	r0, r4
 8008cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cf0:	f002 bdb8 	b.w	800b864 <_fflush_r>
 8008cf4:	bd10      	pop	{r4, pc}
 8008cf6:	bf00      	nop
 8008cf8:	20000554 	.word	0x20000554
 8008cfc:	200005bc 	.word	0x200005bc
 8008d00:	20000624 	.word	0x20000624

08008d04 <global_stdio_init.part.0>:
 8008d04:	b510      	push	{r4, lr}
 8008d06:	4b0b      	ldr	r3, [pc, #44]	@ (8008d34 <global_stdio_init.part.0+0x30>)
 8008d08:	4c0b      	ldr	r4, [pc, #44]	@ (8008d38 <global_stdio_init.part.0+0x34>)
 8008d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8008d3c <global_stdio_init.part.0+0x38>)
 8008d0c:	601a      	str	r2, [r3, #0]
 8008d0e:	4620      	mov	r0, r4
 8008d10:	2200      	movs	r2, #0
 8008d12:	2104      	movs	r1, #4
 8008d14:	f7ff ff94 	bl	8008c40 <std>
 8008d18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	2109      	movs	r1, #9
 8008d20:	f7ff ff8e 	bl	8008c40 <std>
 8008d24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d28:	2202      	movs	r2, #2
 8008d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d2e:	2112      	movs	r1, #18
 8008d30:	f7ff bf86 	b.w	8008c40 <std>
 8008d34:	2000068c 	.word	0x2000068c
 8008d38:	20000554 	.word	0x20000554
 8008d3c:	08008cad 	.word	0x08008cad

08008d40 <__sfp_lock_acquire>:
 8008d40:	4801      	ldr	r0, [pc, #4]	@ (8008d48 <__sfp_lock_acquire+0x8>)
 8008d42:	f000 b922 	b.w	8008f8a <__retarget_lock_acquire_recursive>
 8008d46:	bf00      	nop
 8008d48:	20000695 	.word	0x20000695

08008d4c <__sfp_lock_release>:
 8008d4c:	4801      	ldr	r0, [pc, #4]	@ (8008d54 <__sfp_lock_release+0x8>)
 8008d4e:	f000 b91d 	b.w	8008f8c <__retarget_lock_release_recursive>
 8008d52:	bf00      	nop
 8008d54:	20000695 	.word	0x20000695

08008d58 <__sinit>:
 8008d58:	b510      	push	{r4, lr}
 8008d5a:	4604      	mov	r4, r0
 8008d5c:	f7ff fff0 	bl	8008d40 <__sfp_lock_acquire>
 8008d60:	6a23      	ldr	r3, [r4, #32]
 8008d62:	b11b      	cbz	r3, 8008d6c <__sinit+0x14>
 8008d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d68:	f7ff bff0 	b.w	8008d4c <__sfp_lock_release>
 8008d6c:	4b04      	ldr	r3, [pc, #16]	@ (8008d80 <__sinit+0x28>)
 8008d6e:	6223      	str	r3, [r4, #32]
 8008d70:	4b04      	ldr	r3, [pc, #16]	@ (8008d84 <__sinit+0x2c>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d1f5      	bne.n	8008d64 <__sinit+0xc>
 8008d78:	f7ff ffc4 	bl	8008d04 <global_stdio_init.part.0>
 8008d7c:	e7f2      	b.n	8008d64 <__sinit+0xc>
 8008d7e:	bf00      	nop
 8008d80:	08008cc5 	.word	0x08008cc5
 8008d84:	2000068c 	.word	0x2000068c

08008d88 <_fwalk_sglue>:
 8008d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d8c:	4607      	mov	r7, r0
 8008d8e:	4688      	mov	r8, r1
 8008d90:	4614      	mov	r4, r2
 8008d92:	2600      	movs	r6, #0
 8008d94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d98:	f1b9 0901 	subs.w	r9, r9, #1
 8008d9c:	d505      	bpl.n	8008daa <_fwalk_sglue+0x22>
 8008d9e:	6824      	ldr	r4, [r4, #0]
 8008da0:	2c00      	cmp	r4, #0
 8008da2:	d1f7      	bne.n	8008d94 <_fwalk_sglue+0xc>
 8008da4:	4630      	mov	r0, r6
 8008da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008daa:	89ab      	ldrh	r3, [r5, #12]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d907      	bls.n	8008dc0 <_fwalk_sglue+0x38>
 8008db0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008db4:	3301      	adds	r3, #1
 8008db6:	d003      	beq.n	8008dc0 <_fwalk_sglue+0x38>
 8008db8:	4629      	mov	r1, r5
 8008dba:	4638      	mov	r0, r7
 8008dbc:	47c0      	blx	r8
 8008dbe:	4306      	orrs	r6, r0
 8008dc0:	3568      	adds	r5, #104	@ 0x68
 8008dc2:	e7e9      	b.n	8008d98 <_fwalk_sglue+0x10>

08008dc4 <siprintf>:
 8008dc4:	b40e      	push	{r1, r2, r3}
 8008dc6:	b510      	push	{r4, lr}
 8008dc8:	b09d      	sub	sp, #116	@ 0x74
 8008dca:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008dcc:	9002      	str	r0, [sp, #8]
 8008dce:	9006      	str	r0, [sp, #24]
 8008dd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008dd4:	480a      	ldr	r0, [pc, #40]	@ (8008e00 <siprintf+0x3c>)
 8008dd6:	9107      	str	r1, [sp, #28]
 8008dd8:	9104      	str	r1, [sp, #16]
 8008dda:	490a      	ldr	r1, [pc, #40]	@ (8008e04 <siprintf+0x40>)
 8008ddc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de0:	9105      	str	r1, [sp, #20]
 8008de2:	2400      	movs	r4, #0
 8008de4:	a902      	add	r1, sp, #8
 8008de6:	6800      	ldr	r0, [r0, #0]
 8008de8:	9301      	str	r3, [sp, #4]
 8008dea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008dec:	f002 fbba 	bl	800b564 <_svfiprintf_r>
 8008df0:	9b02      	ldr	r3, [sp, #8]
 8008df2:	701c      	strb	r4, [r3, #0]
 8008df4:	b01d      	add	sp, #116	@ 0x74
 8008df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dfa:	b003      	add	sp, #12
 8008dfc:	4770      	bx	lr
 8008dfe:	bf00      	nop
 8008e00:	20000020 	.word	0x20000020
 8008e04:	ffff0208 	.word	0xffff0208

08008e08 <__sread>:
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	460c      	mov	r4, r1
 8008e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e10:	f000 f86c 	bl	8008eec <_read_r>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	bfab      	itete	ge
 8008e18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e1a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e1c:	181b      	addge	r3, r3, r0
 8008e1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e22:	bfac      	ite	ge
 8008e24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e26:	81a3      	strhlt	r3, [r4, #12]
 8008e28:	bd10      	pop	{r4, pc}

08008e2a <__swrite>:
 8008e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2e:	461f      	mov	r7, r3
 8008e30:	898b      	ldrh	r3, [r1, #12]
 8008e32:	05db      	lsls	r3, r3, #23
 8008e34:	4605      	mov	r5, r0
 8008e36:	460c      	mov	r4, r1
 8008e38:	4616      	mov	r6, r2
 8008e3a:	d505      	bpl.n	8008e48 <__swrite+0x1e>
 8008e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e40:	2302      	movs	r3, #2
 8008e42:	2200      	movs	r2, #0
 8008e44:	f000 f840 	bl	8008ec8 <_lseek_r>
 8008e48:	89a3      	ldrh	r3, [r4, #12]
 8008e4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e52:	81a3      	strh	r3, [r4, #12]
 8008e54:	4632      	mov	r2, r6
 8008e56:	463b      	mov	r3, r7
 8008e58:	4628      	mov	r0, r5
 8008e5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e5e:	f000 b857 	b.w	8008f10 <_write_r>

08008e62 <__sseek>:
 8008e62:	b510      	push	{r4, lr}
 8008e64:	460c      	mov	r4, r1
 8008e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e6a:	f000 f82d 	bl	8008ec8 <_lseek_r>
 8008e6e:	1c43      	adds	r3, r0, #1
 8008e70:	89a3      	ldrh	r3, [r4, #12]
 8008e72:	bf15      	itete	ne
 8008e74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e7e:	81a3      	strheq	r3, [r4, #12]
 8008e80:	bf18      	it	ne
 8008e82:	81a3      	strhne	r3, [r4, #12]
 8008e84:	bd10      	pop	{r4, pc}

08008e86 <__sclose>:
 8008e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e8a:	f000 b80d 	b.w	8008ea8 <_close_r>

08008e8e <memset>:
 8008e8e:	4402      	add	r2, r0
 8008e90:	4603      	mov	r3, r0
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d100      	bne.n	8008e98 <memset+0xa>
 8008e96:	4770      	bx	lr
 8008e98:	f803 1b01 	strb.w	r1, [r3], #1
 8008e9c:	e7f9      	b.n	8008e92 <memset+0x4>
	...

08008ea0 <_localeconv_r>:
 8008ea0:	4800      	ldr	r0, [pc, #0]	@ (8008ea4 <_localeconv_r+0x4>)
 8008ea2:	4770      	bx	lr
 8008ea4:	20000160 	.word	0x20000160

08008ea8 <_close_r>:
 8008ea8:	b538      	push	{r3, r4, r5, lr}
 8008eaa:	4d06      	ldr	r5, [pc, #24]	@ (8008ec4 <_close_r+0x1c>)
 8008eac:	2300      	movs	r3, #0
 8008eae:	4604      	mov	r4, r0
 8008eb0:	4608      	mov	r0, r1
 8008eb2:	602b      	str	r3, [r5, #0]
 8008eb4:	f7f9 fca0 	bl	80027f8 <_close>
 8008eb8:	1c43      	adds	r3, r0, #1
 8008eba:	d102      	bne.n	8008ec2 <_close_r+0x1a>
 8008ebc:	682b      	ldr	r3, [r5, #0]
 8008ebe:	b103      	cbz	r3, 8008ec2 <_close_r+0x1a>
 8008ec0:	6023      	str	r3, [r4, #0]
 8008ec2:	bd38      	pop	{r3, r4, r5, pc}
 8008ec4:	20000690 	.word	0x20000690

08008ec8 <_lseek_r>:
 8008ec8:	b538      	push	{r3, r4, r5, lr}
 8008eca:	4d07      	ldr	r5, [pc, #28]	@ (8008ee8 <_lseek_r+0x20>)
 8008ecc:	4604      	mov	r4, r0
 8008ece:	4608      	mov	r0, r1
 8008ed0:	4611      	mov	r1, r2
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	602a      	str	r2, [r5, #0]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	f7f9 fcb5 	bl	8002846 <_lseek>
 8008edc:	1c43      	adds	r3, r0, #1
 8008ede:	d102      	bne.n	8008ee6 <_lseek_r+0x1e>
 8008ee0:	682b      	ldr	r3, [r5, #0]
 8008ee2:	b103      	cbz	r3, 8008ee6 <_lseek_r+0x1e>
 8008ee4:	6023      	str	r3, [r4, #0]
 8008ee6:	bd38      	pop	{r3, r4, r5, pc}
 8008ee8:	20000690 	.word	0x20000690

08008eec <_read_r>:
 8008eec:	b538      	push	{r3, r4, r5, lr}
 8008eee:	4d07      	ldr	r5, [pc, #28]	@ (8008f0c <_read_r+0x20>)
 8008ef0:	4604      	mov	r4, r0
 8008ef2:	4608      	mov	r0, r1
 8008ef4:	4611      	mov	r1, r2
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	602a      	str	r2, [r5, #0]
 8008efa:	461a      	mov	r2, r3
 8008efc:	f7f9 fc43 	bl	8002786 <_read>
 8008f00:	1c43      	adds	r3, r0, #1
 8008f02:	d102      	bne.n	8008f0a <_read_r+0x1e>
 8008f04:	682b      	ldr	r3, [r5, #0]
 8008f06:	b103      	cbz	r3, 8008f0a <_read_r+0x1e>
 8008f08:	6023      	str	r3, [r4, #0]
 8008f0a:	bd38      	pop	{r3, r4, r5, pc}
 8008f0c:	20000690 	.word	0x20000690

08008f10 <_write_r>:
 8008f10:	b538      	push	{r3, r4, r5, lr}
 8008f12:	4d07      	ldr	r5, [pc, #28]	@ (8008f30 <_write_r+0x20>)
 8008f14:	4604      	mov	r4, r0
 8008f16:	4608      	mov	r0, r1
 8008f18:	4611      	mov	r1, r2
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	602a      	str	r2, [r5, #0]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	f7f9 fc4e 	bl	80027c0 <_write>
 8008f24:	1c43      	adds	r3, r0, #1
 8008f26:	d102      	bne.n	8008f2e <_write_r+0x1e>
 8008f28:	682b      	ldr	r3, [r5, #0]
 8008f2a:	b103      	cbz	r3, 8008f2e <_write_r+0x1e>
 8008f2c:	6023      	str	r3, [r4, #0]
 8008f2e:	bd38      	pop	{r3, r4, r5, pc}
 8008f30:	20000690 	.word	0x20000690

08008f34 <__errno>:
 8008f34:	4b01      	ldr	r3, [pc, #4]	@ (8008f3c <__errno+0x8>)
 8008f36:	6818      	ldr	r0, [r3, #0]
 8008f38:	4770      	bx	lr
 8008f3a:	bf00      	nop
 8008f3c:	20000020 	.word	0x20000020

08008f40 <__libc_init_array>:
 8008f40:	b570      	push	{r4, r5, r6, lr}
 8008f42:	4d0d      	ldr	r5, [pc, #52]	@ (8008f78 <__libc_init_array+0x38>)
 8008f44:	4c0d      	ldr	r4, [pc, #52]	@ (8008f7c <__libc_init_array+0x3c>)
 8008f46:	1b64      	subs	r4, r4, r5
 8008f48:	10a4      	asrs	r4, r4, #2
 8008f4a:	2600      	movs	r6, #0
 8008f4c:	42a6      	cmp	r6, r4
 8008f4e:	d109      	bne.n	8008f64 <__libc_init_array+0x24>
 8008f50:	4d0b      	ldr	r5, [pc, #44]	@ (8008f80 <__libc_init_array+0x40>)
 8008f52:	4c0c      	ldr	r4, [pc, #48]	@ (8008f84 <__libc_init_array+0x44>)
 8008f54:	f003 fb76 	bl	800c644 <_init>
 8008f58:	1b64      	subs	r4, r4, r5
 8008f5a:	10a4      	asrs	r4, r4, #2
 8008f5c:	2600      	movs	r6, #0
 8008f5e:	42a6      	cmp	r6, r4
 8008f60:	d105      	bne.n	8008f6e <__libc_init_array+0x2e>
 8008f62:	bd70      	pop	{r4, r5, r6, pc}
 8008f64:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f68:	4798      	blx	r3
 8008f6a:	3601      	adds	r6, #1
 8008f6c:	e7ee      	b.n	8008f4c <__libc_init_array+0xc>
 8008f6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f72:	4798      	blx	r3
 8008f74:	3601      	adds	r6, #1
 8008f76:	e7f2      	b.n	8008f5e <__libc_init_array+0x1e>
 8008f78:	0800fa64 	.word	0x0800fa64
 8008f7c:	0800fa64 	.word	0x0800fa64
 8008f80:	0800fa64 	.word	0x0800fa64
 8008f84:	0800fa68 	.word	0x0800fa68

08008f88 <__retarget_lock_init_recursive>:
 8008f88:	4770      	bx	lr

08008f8a <__retarget_lock_acquire_recursive>:
 8008f8a:	4770      	bx	lr

08008f8c <__retarget_lock_release_recursive>:
 8008f8c:	4770      	bx	lr
	...

08008f90 <nanf>:
 8008f90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008f98 <nanf+0x8>
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	7fc00000 	.word	0x7fc00000

08008f9c <quorem>:
 8008f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa0:	6903      	ldr	r3, [r0, #16]
 8008fa2:	690c      	ldr	r4, [r1, #16]
 8008fa4:	42a3      	cmp	r3, r4
 8008fa6:	4607      	mov	r7, r0
 8008fa8:	db7e      	blt.n	80090a8 <quorem+0x10c>
 8008faa:	3c01      	subs	r4, #1
 8008fac:	f101 0814 	add.w	r8, r1, #20
 8008fb0:	00a3      	lsls	r3, r4, #2
 8008fb2:	f100 0514 	add.w	r5, r0, #20
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fbc:	9301      	str	r3, [sp, #4]
 8008fbe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008fc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008fce:	fbb2 f6f3 	udiv	r6, r2, r3
 8008fd2:	d32e      	bcc.n	8009032 <quorem+0x96>
 8008fd4:	f04f 0a00 	mov.w	sl, #0
 8008fd8:	46c4      	mov	ip, r8
 8008fda:	46ae      	mov	lr, r5
 8008fdc:	46d3      	mov	fp, sl
 8008fde:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008fe2:	b298      	uxth	r0, r3
 8008fe4:	fb06 a000 	mla	r0, r6, r0, sl
 8008fe8:	0c02      	lsrs	r2, r0, #16
 8008fea:	0c1b      	lsrs	r3, r3, #16
 8008fec:	fb06 2303 	mla	r3, r6, r3, r2
 8008ff0:	f8de 2000 	ldr.w	r2, [lr]
 8008ff4:	b280      	uxth	r0, r0
 8008ff6:	b292      	uxth	r2, r2
 8008ff8:	1a12      	subs	r2, r2, r0
 8008ffa:	445a      	add	r2, fp
 8008ffc:	f8de 0000 	ldr.w	r0, [lr]
 8009000:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009004:	b29b      	uxth	r3, r3
 8009006:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800900a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800900e:	b292      	uxth	r2, r2
 8009010:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009014:	45e1      	cmp	r9, ip
 8009016:	f84e 2b04 	str.w	r2, [lr], #4
 800901a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800901e:	d2de      	bcs.n	8008fde <quorem+0x42>
 8009020:	9b00      	ldr	r3, [sp, #0]
 8009022:	58eb      	ldr	r3, [r5, r3]
 8009024:	b92b      	cbnz	r3, 8009032 <quorem+0x96>
 8009026:	9b01      	ldr	r3, [sp, #4]
 8009028:	3b04      	subs	r3, #4
 800902a:	429d      	cmp	r5, r3
 800902c:	461a      	mov	r2, r3
 800902e:	d32f      	bcc.n	8009090 <quorem+0xf4>
 8009030:	613c      	str	r4, [r7, #16]
 8009032:	4638      	mov	r0, r7
 8009034:	f001 f9c8 	bl	800a3c8 <__mcmp>
 8009038:	2800      	cmp	r0, #0
 800903a:	db25      	blt.n	8009088 <quorem+0xec>
 800903c:	4629      	mov	r1, r5
 800903e:	2000      	movs	r0, #0
 8009040:	f858 2b04 	ldr.w	r2, [r8], #4
 8009044:	f8d1 c000 	ldr.w	ip, [r1]
 8009048:	fa1f fe82 	uxth.w	lr, r2
 800904c:	fa1f f38c 	uxth.w	r3, ip
 8009050:	eba3 030e 	sub.w	r3, r3, lr
 8009054:	4403      	add	r3, r0
 8009056:	0c12      	lsrs	r2, r2, #16
 8009058:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800905c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009060:	b29b      	uxth	r3, r3
 8009062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009066:	45c1      	cmp	r9, r8
 8009068:	f841 3b04 	str.w	r3, [r1], #4
 800906c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009070:	d2e6      	bcs.n	8009040 <quorem+0xa4>
 8009072:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009076:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800907a:	b922      	cbnz	r2, 8009086 <quorem+0xea>
 800907c:	3b04      	subs	r3, #4
 800907e:	429d      	cmp	r5, r3
 8009080:	461a      	mov	r2, r3
 8009082:	d30b      	bcc.n	800909c <quorem+0x100>
 8009084:	613c      	str	r4, [r7, #16]
 8009086:	3601      	adds	r6, #1
 8009088:	4630      	mov	r0, r6
 800908a:	b003      	add	sp, #12
 800908c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009090:	6812      	ldr	r2, [r2, #0]
 8009092:	3b04      	subs	r3, #4
 8009094:	2a00      	cmp	r2, #0
 8009096:	d1cb      	bne.n	8009030 <quorem+0x94>
 8009098:	3c01      	subs	r4, #1
 800909a:	e7c6      	b.n	800902a <quorem+0x8e>
 800909c:	6812      	ldr	r2, [r2, #0]
 800909e:	3b04      	subs	r3, #4
 80090a0:	2a00      	cmp	r2, #0
 80090a2:	d1ef      	bne.n	8009084 <quorem+0xe8>
 80090a4:	3c01      	subs	r4, #1
 80090a6:	e7ea      	b.n	800907e <quorem+0xe2>
 80090a8:	2000      	movs	r0, #0
 80090aa:	e7ee      	b.n	800908a <quorem+0xee>
 80090ac:	0000      	movs	r0, r0
	...

080090b0 <_dtoa_r>:
 80090b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	69c7      	ldr	r7, [r0, #28]
 80090b6:	b097      	sub	sp, #92	@ 0x5c
 80090b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80090bc:	ec55 4b10 	vmov	r4, r5, d0
 80090c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80090c2:	9107      	str	r1, [sp, #28]
 80090c4:	4681      	mov	r9, r0
 80090c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80090c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80090ca:	b97f      	cbnz	r7, 80090ec <_dtoa_r+0x3c>
 80090cc:	2010      	movs	r0, #16
 80090ce:	f000 fe09 	bl	8009ce4 <malloc>
 80090d2:	4602      	mov	r2, r0
 80090d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80090d8:	b920      	cbnz	r0, 80090e4 <_dtoa_r+0x34>
 80090da:	4ba9      	ldr	r3, [pc, #676]	@ (8009380 <_dtoa_r+0x2d0>)
 80090dc:	21ef      	movs	r1, #239	@ 0xef
 80090de:	48a9      	ldr	r0, [pc, #676]	@ (8009384 <_dtoa_r+0x2d4>)
 80090e0:	f002 fc3a 	bl	800b958 <__assert_func>
 80090e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80090e8:	6007      	str	r7, [r0, #0]
 80090ea:	60c7      	str	r7, [r0, #12]
 80090ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80090f0:	6819      	ldr	r1, [r3, #0]
 80090f2:	b159      	cbz	r1, 800910c <_dtoa_r+0x5c>
 80090f4:	685a      	ldr	r2, [r3, #4]
 80090f6:	604a      	str	r2, [r1, #4]
 80090f8:	2301      	movs	r3, #1
 80090fa:	4093      	lsls	r3, r2
 80090fc:	608b      	str	r3, [r1, #8]
 80090fe:	4648      	mov	r0, r9
 8009100:	f000 fee6 	bl	8009ed0 <_Bfree>
 8009104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009108:	2200      	movs	r2, #0
 800910a:	601a      	str	r2, [r3, #0]
 800910c:	1e2b      	subs	r3, r5, #0
 800910e:	bfb9      	ittee	lt
 8009110:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009114:	9305      	strlt	r3, [sp, #20]
 8009116:	2300      	movge	r3, #0
 8009118:	6033      	strge	r3, [r6, #0]
 800911a:	9f05      	ldr	r7, [sp, #20]
 800911c:	4b9a      	ldr	r3, [pc, #616]	@ (8009388 <_dtoa_r+0x2d8>)
 800911e:	bfbc      	itt	lt
 8009120:	2201      	movlt	r2, #1
 8009122:	6032      	strlt	r2, [r6, #0]
 8009124:	43bb      	bics	r3, r7
 8009126:	d112      	bne.n	800914e <_dtoa_r+0x9e>
 8009128:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800912a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800912e:	6013      	str	r3, [r2, #0]
 8009130:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009134:	4323      	orrs	r3, r4
 8009136:	f000 855a 	beq.w	8009bee <_dtoa_r+0xb3e>
 800913a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800913c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800939c <_dtoa_r+0x2ec>
 8009140:	2b00      	cmp	r3, #0
 8009142:	f000 855c 	beq.w	8009bfe <_dtoa_r+0xb4e>
 8009146:	f10a 0303 	add.w	r3, sl, #3
 800914a:	f000 bd56 	b.w	8009bfa <_dtoa_r+0xb4a>
 800914e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009152:	2200      	movs	r2, #0
 8009154:	ec51 0b17 	vmov	r0, r1, d7
 8009158:	2300      	movs	r3, #0
 800915a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800915e:	f7f7 fcb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009162:	4680      	mov	r8, r0
 8009164:	b158      	cbz	r0, 800917e <_dtoa_r+0xce>
 8009166:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009168:	2301      	movs	r3, #1
 800916a:	6013      	str	r3, [r2, #0]
 800916c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800916e:	b113      	cbz	r3, 8009176 <_dtoa_r+0xc6>
 8009170:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009172:	4b86      	ldr	r3, [pc, #536]	@ (800938c <_dtoa_r+0x2dc>)
 8009174:	6013      	str	r3, [r2, #0]
 8009176:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80093a0 <_dtoa_r+0x2f0>
 800917a:	f000 bd40 	b.w	8009bfe <_dtoa_r+0xb4e>
 800917e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009182:	aa14      	add	r2, sp, #80	@ 0x50
 8009184:	a915      	add	r1, sp, #84	@ 0x54
 8009186:	4648      	mov	r0, r9
 8009188:	f001 fa3e 	bl	800a608 <__d2b>
 800918c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009190:	9002      	str	r0, [sp, #8]
 8009192:	2e00      	cmp	r6, #0
 8009194:	d078      	beq.n	8009288 <_dtoa_r+0x1d8>
 8009196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009198:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800919c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80091a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80091a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80091ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80091b0:	4619      	mov	r1, r3
 80091b2:	2200      	movs	r2, #0
 80091b4:	4b76      	ldr	r3, [pc, #472]	@ (8009390 <_dtoa_r+0x2e0>)
 80091b6:	f7f7 f867 	bl	8000288 <__aeabi_dsub>
 80091ba:	a36b      	add	r3, pc, #428	@ (adr r3, 8009368 <_dtoa_r+0x2b8>)
 80091bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c0:	f7f7 fa1a 	bl	80005f8 <__aeabi_dmul>
 80091c4:	a36a      	add	r3, pc, #424	@ (adr r3, 8009370 <_dtoa_r+0x2c0>)
 80091c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ca:	f7f7 f85f 	bl	800028c <__adddf3>
 80091ce:	4604      	mov	r4, r0
 80091d0:	4630      	mov	r0, r6
 80091d2:	460d      	mov	r5, r1
 80091d4:	f7f7 f9a6 	bl	8000524 <__aeabi_i2d>
 80091d8:	a367      	add	r3, pc, #412	@ (adr r3, 8009378 <_dtoa_r+0x2c8>)
 80091da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091de:	f7f7 fa0b 	bl	80005f8 <__aeabi_dmul>
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	4620      	mov	r0, r4
 80091e8:	4629      	mov	r1, r5
 80091ea:	f7f7 f84f 	bl	800028c <__adddf3>
 80091ee:	4604      	mov	r4, r0
 80091f0:	460d      	mov	r5, r1
 80091f2:	f7f7 fcb1 	bl	8000b58 <__aeabi_d2iz>
 80091f6:	2200      	movs	r2, #0
 80091f8:	4607      	mov	r7, r0
 80091fa:	2300      	movs	r3, #0
 80091fc:	4620      	mov	r0, r4
 80091fe:	4629      	mov	r1, r5
 8009200:	f7f7 fc6c 	bl	8000adc <__aeabi_dcmplt>
 8009204:	b140      	cbz	r0, 8009218 <_dtoa_r+0x168>
 8009206:	4638      	mov	r0, r7
 8009208:	f7f7 f98c 	bl	8000524 <__aeabi_i2d>
 800920c:	4622      	mov	r2, r4
 800920e:	462b      	mov	r3, r5
 8009210:	f7f7 fc5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009214:	b900      	cbnz	r0, 8009218 <_dtoa_r+0x168>
 8009216:	3f01      	subs	r7, #1
 8009218:	2f16      	cmp	r7, #22
 800921a:	d852      	bhi.n	80092c2 <_dtoa_r+0x212>
 800921c:	4b5d      	ldr	r3, [pc, #372]	@ (8009394 <_dtoa_r+0x2e4>)
 800921e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009226:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800922a:	f7f7 fc57 	bl	8000adc <__aeabi_dcmplt>
 800922e:	2800      	cmp	r0, #0
 8009230:	d049      	beq.n	80092c6 <_dtoa_r+0x216>
 8009232:	3f01      	subs	r7, #1
 8009234:	2300      	movs	r3, #0
 8009236:	9310      	str	r3, [sp, #64]	@ 0x40
 8009238:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800923a:	1b9b      	subs	r3, r3, r6
 800923c:	1e5a      	subs	r2, r3, #1
 800923e:	bf45      	ittet	mi
 8009240:	f1c3 0301 	rsbmi	r3, r3, #1
 8009244:	9300      	strmi	r3, [sp, #0]
 8009246:	2300      	movpl	r3, #0
 8009248:	2300      	movmi	r3, #0
 800924a:	9206      	str	r2, [sp, #24]
 800924c:	bf54      	ite	pl
 800924e:	9300      	strpl	r3, [sp, #0]
 8009250:	9306      	strmi	r3, [sp, #24]
 8009252:	2f00      	cmp	r7, #0
 8009254:	db39      	blt.n	80092ca <_dtoa_r+0x21a>
 8009256:	9b06      	ldr	r3, [sp, #24]
 8009258:	970d      	str	r7, [sp, #52]	@ 0x34
 800925a:	443b      	add	r3, r7
 800925c:	9306      	str	r3, [sp, #24]
 800925e:	2300      	movs	r3, #0
 8009260:	9308      	str	r3, [sp, #32]
 8009262:	9b07      	ldr	r3, [sp, #28]
 8009264:	2b09      	cmp	r3, #9
 8009266:	d863      	bhi.n	8009330 <_dtoa_r+0x280>
 8009268:	2b05      	cmp	r3, #5
 800926a:	bfc4      	itt	gt
 800926c:	3b04      	subgt	r3, #4
 800926e:	9307      	strgt	r3, [sp, #28]
 8009270:	9b07      	ldr	r3, [sp, #28]
 8009272:	f1a3 0302 	sub.w	r3, r3, #2
 8009276:	bfcc      	ite	gt
 8009278:	2400      	movgt	r4, #0
 800927a:	2401      	movle	r4, #1
 800927c:	2b03      	cmp	r3, #3
 800927e:	d863      	bhi.n	8009348 <_dtoa_r+0x298>
 8009280:	e8df f003 	tbb	[pc, r3]
 8009284:	2b375452 	.word	0x2b375452
 8009288:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800928c:	441e      	add	r6, r3
 800928e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009292:	2b20      	cmp	r3, #32
 8009294:	bfc1      	itttt	gt
 8009296:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800929a:	409f      	lslgt	r7, r3
 800929c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80092a0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80092a4:	bfd6      	itet	le
 80092a6:	f1c3 0320 	rsble	r3, r3, #32
 80092aa:	ea47 0003 	orrgt.w	r0, r7, r3
 80092ae:	fa04 f003 	lslle.w	r0, r4, r3
 80092b2:	f7f7 f927 	bl	8000504 <__aeabi_ui2d>
 80092b6:	2201      	movs	r2, #1
 80092b8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80092bc:	3e01      	subs	r6, #1
 80092be:	9212      	str	r2, [sp, #72]	@ 0x48
 80092c0:	e776      	b.n	80091b0 <_dtoa_r+0x100>
 80092c2:	2301      	movs	r3, #1
 80092c4:	e7b7      	b.n	8009236 <_dtoa_r+0x186>
 80092c6:	9010      	str	r0, [sp, #64]	@ 0x40
 80092c8:	e7b6      	b.n	8009238 <_dtoa_r+0x188>
 80092ca:	9b00      	ldr	r3, [sp, #0]
 80092cc:	1bdb      	subs	r3, r3, r7
 80092ce:	9300      	str	r3, [sp, #0]
 80092d0:	427b      	negs	r3, r7
 80092d2:	9308      	str	r3, [sp, #32]
 80092d4:	2300      	movs	r3, #0
 80092d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80092d8:	e7c3      	b.n	8009262 <_dtoa_r+0x1b2>
 80092da:	2301      	movs	r3, #1
 80092dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80092de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092e0:	eb07 0b03 	add.w	fp, r7, r3
 80092e4:	f10b 0301 	add.w	r3, fp, #1
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	9303      	str	r3, [sp, #12]
 80092ec:	bfb8      	it	lt
 80092ee:	2301      	movlt	r3, #1
 80092f0:	e006      	b.n	8009300 <_dtoa_r+0x250>
 80092f2:	2301      	movs	r3, #1
 80092f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80092f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	dd28      	ble.n	800934e <_dtoa_r+0x29e>
 80092fc:	469b      	mov	fp, r3
 80092fe:	9303      	str	r3, [sp, #12]
 8009300:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009304:	2100      	movs	r1, #0
 8009306:	2204      	movs	r2, #4
 8009308:	f102 0514 	add.w	r5, r2, #20
 800930c:	429d      	cmp	r5, r3
 800930e:	d926      	bls.n	800935e <_dtoa_r+0x2ae>
 8009310:	6041      	str	r1, [r0, #4]
 8009312:	4648      	mov	r0, r9
 8009314:	f000 fd9c 	bl	8009e50 <_Balloc>
 8009318:	4682      	mov	sl, r0
 800931a:	2800      	cmp	r0, #0
 800931c:	d142      	bne.n	80093a4 <_dtoa_r+0x2f4>
 800931e:	4b1e      	ldr	r3, [pc, #120]	@ (8009398 <_dtoa_r+0x2e8>)
 8009320:	4602      	mov	r2, r0
 8009322:	f240 11af 	movw	r1, #431	@ 0x1af
 8009326:	e6da      	b.n	80090de <_dtoa_r+0x2e>
 8009328:	2300      	movs	r3, #0
 800932a:	e7e3      	b.n	80092f4 <_dtoa_r+0x244>
 800932c:	2300      	movs	r3, #0
 800932e:	e7d5      	b.n	80092dc <_dtoa_r+0x22c>
 8009330:	2401      	movs	r4, #1
 8009332:	2300      	movs	r3, #0
 8009334:	9307      	str	r3, [sp, #28]
 8009336:	9409      	str	r4, [sp, #36]	@ 0x24
 8009338:	f04f 3bff 	mov.w	fp, #4294967295
 800933c:	2200      	movs	r2, #0
 800933e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009342:	2312      	movs	r3, #18
 8009344:	920c      	str	r2, [sp, #48]	@ 0x30
 8009346:	e7db      	b.n	8009300 <_dtoa_r+0x250>
 8009348:	2301      	movs	r3, #1
 800934a:	9309      	str	r3, [sp, #36]	@ 0x24
 800934c:	e7f4      	b.n	8009338 <_dtoa_r+0x288>
 800934e:	f04f 0b01 	mov.w	fp, #1
 8009352:	f8cd b00c 	str.w	fp, [sp, #12]
 8009356:	465b      	mov	r3, fp
 8009358:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800935c:	e7d0      	b.n	8009300 <_dtoa_r+0x250>
 800935e:	3101      	adds	r1, #1
 8009360:	0052      	lsls	r2, r2, #1
 8009362:	e7d1      	b.n	8009308 <_dtoa_r+0x258>
 8009364:	f3af 8000 	nop.w
 8009368:	636f4361 	.word	0x636f4361
 800936c:	3fd287a7 	.word	0x3fd287a7
 8009370:	8b60c8b3 	.word	0x8b60c8b3
 8009374:	3fc68a28 	.word	0x3fc68a28
 8009378:	509f79fb 	.word	0x509f79fb
 800937c:	3fd34413 	.word	0x3fd34413
 8009380:	0800f67a 	.word	0x0800f67a
 8009384:	0800f691 	.word	0x0800f691
 8009388:	7ff00000 	.word	0x7ff00000
 800938c:	0800f645 	.word	0x0800f645
 8009390:	3ff80000 	.word	0x3ff80000
 8009394:	0800f840 	.word	0x0800f840
 8009398:	0800f6e9 	.word	0x0800f6e9
 800939c:	0800f676 	.word	0x0800f676
 80093a0:	0800f644 	.word	0x0800f644
 80093a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80093a8:	6018      	str	r0, [r3, #0]
 80093aa:	9b03      	ldr	r3, [sp, #12]
 80093ac:	2b0e      	cmp	r3, #14
 80093ae:	f200 80a1 	bhi.w	80094f4 <_dtoa_r+0x444>
 80093b2:	2c00      	cmp	r4, #0
 80093b4:	f000 809e 	beq.w	80094f4 <_dtoa_r+0x444>
 80093b8:	2f00      	cmp	r7, #0
 80093ba:	dd33      	ble.n	8009424 <_dtoa_r+0x374>
 80093bc:	4b9c      	ldr	r3, [pc, #624]	@ (8009630 <_dtoa_r+0x580>)
 80093be:	f007 020f 	and.w	r2, r7, #15
 80093c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093c6:	ed93 7b00 	vldr	d7, [r3]
 80093ca:	05f8      	lsls	r0, r7, #23
 80093cc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80093d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80093d4:	d516      	bpl.n	8009404 <_dtoa_r+0x354>
 80093d6:	4b97      	ldr	r3, [pc, #604]	@ (8009634 <_dtoa_r+0x584>)
 80093d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80093dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80093e0:	f7f7 fa34 	bl	800084c <__aeabi_ddiv>
 80093e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093e8:	f004 040f 	and.w	r4, r4, #15
 80093ec:	2603      	movs	r6, #3
 80093ee:	4d91      	ldr	r5, [pc, #580]	@ (8009634 <_dtoa_r+0x584>)
 80093f0:	b954      	cbnz	r4, 8009408 <_dtoa_r+0x358>
 80093f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80093f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093fa:	f7f7 fa27 	bl	800084c <__aeabi_ddiv>
 80093fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009402:	e028      	b.n	8009456 <_dtoa_r+0x3a6>
 8009404:	2602      	movs	r6, #2
 8009406:	e7f2      	b.n	80093ee <_dtoa_r+0x33e>
 8009408:	07e1      	lsls	r1, r4, #31
 800940a:	d508      	bpl.n	800941e <_dtoa_r+0x36e>
 800940c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009410:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009414:	f7f7 f8f0 	bl	80005f8 <__aeabi_dmul>
 8009418:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800941c:	3601      	adds	r6, #1
 800941e:	1064      	asrs	r4, r4, #1
 8009420:	3508      	adds	r5, #8
 8009422:	e7e5      	b.n	80093f0 <_dtoa_r+0x340>
 8009424:	f000 80af 	beq.w	8009586 <_dtoa_r+0x4d6>
 8009428:	427c      	negs	r4, r7
 800942a:	4b81      	ldr	r3, [pc, #516]	@ (8009630 <_dtoa_r+0x580>)
 800942c:	4d81      	ldr	r5, [pc, #516]	@ (8009634 <_dtoa_r+0x584>)
 800942e:	f004 020f 	and.w	r2, r4, #15
 8009432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800943e:	f7f7 f8db 	bl	80005f8 <__aeabi_dmul>
 8009442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009446:	1124      	asrs	r4, r4, #4
 8009448:	2300      	movs	r3, #0
 800944a:	2602      	movs	r6, #2
 800944c:	2c00      	cmp	r4, #0
 800944e:	f040 808f 	bne.w	8009570 <_dtoa_r+0x4c0>
 8009452:	2b00      	cmp	r3, #0
 8009454:	d1d3      	bne.n	80093fe <_dtoa_r+0x34e>
 8009456:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009458:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800945c:	2b00      	cmp	r3, #0
 800945e:	f000 8094 	beq.w	800958a <_dtoa_r+0x4da>
 8009462:	4b75      	ldr	r3, [pc, #468]	@ (8009638 <_dtoa_r+0x588>)
 8009464:	2200      	movs	r2, #0
 8009466:	4620      	mov	r0, r4
 8009468:	4629      	mov	r1, r5
 800946a:	f7f7 fb37 	bl	8000adc <__aeabi_dcmplt>
 800946e:	2800      	cmp	r0, #0
 8009470:	f000 808b 	beq.w	800958a <_dtoa_r+0x4da>
 8009474:	9b03      	ldr	r3, [sp, #12]
 8009476:	2b00      	cmp	r3, #0
 8009478:	f000 8087 	beq.w	800958a <_dtoa_r+0x4da>
 800947c:	f1bb 0f00 	cmp.w	fp, #0
 8009480:	dd34      	ble.n	80094ec <_dtoa_r+0x43c>
 8009482:	4620      	mov	r0, r4
 8009484:	4b6d      	ldr	r3, [pc, #436]	@ (800963c <_dtoa_r+0x58c>)
 8009486:	2200      	movs	r2, #0
 8009488:	4629      	mov	r1, r5
 800948a:	f7f7 f8b5 	bl	80005f8 <__aeabi_dmul>
 800948e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009492:	f107 38ff 	add.w	r8, r7, #4294967295
 8009496:	3601      	adds	r6, #1
 8009498:	465c      	mov	r4, fp
 800949a:	4630      	mov	r0, r6
 800949c:	f7f7 f842 	bl	8000524 <__aeabi_i2d>
 80094a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094a4:	f7f7 f8a8 	bl	80005f8 <__aeabi_dmul>
 80094a8:	4b65      	ldr	r3, [pc, #404]	@ (8009640 <_dtoa_r+0x590>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	f7f6 feee 	bl	800028c <__adddf3>
 80094b0:	4605      	mov	r5, r0
 80094b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80094b6:	2c00      	cmp	r4, #0
 80094b8:	d16a      	bne.n	8009590 <_dtoa_r+0x4e0>
 80094ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094be:	4b61      	ldr	r3, [pc, #388]	@ (8009644 <_dtoa_r+0x594>)
 80094c0:	2200      	movs	r2, #0
 80094c2:	f7f6 fee1 	bl	8000288 <__aeabi_dsub>
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094ce:	462a      	mov	r2, r5
 80094d0:	4633      	mov	r3, r6
 80094d2:	f7f7 fb21 	bl	8000b18 <__aeabi_dcmpgt>
 80094d6:	2800      	cmp	r0, #0
 80094d8:	f040 8298 	bne.w	8009a0c <_dtoa_r+0x95c>
 80094dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094e0:	462a      	mov	r2, r5
 80094e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80094e6:	f7f7 faf9 	bl	8000adc <__aeabi_dcmplt>
 80094ea:	bb38      	cbnz	r0, 800953c <_dtoa_r+0x48c>
 80094ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80094f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80094f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f2c0 8157 	blt.w	80097aa <_dtoa_r+0x6fa>
 80094fc:	2f0e      	cmp	r7, #14
 80094fe:	f300 8154 	bgt.w	80097aa <_dtoa_r+0x6fa>
 8009502:	4b4b      	ldr	r3, [pc, #300]	@ (8009630 <_dtoa_r+0x580>)
 8009504:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009508:	ed93 7b00 	vldr	d7, [r3]
 800950c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800950e:	2b00      	cmp	r3, #0
 8009510:	ed8d 7b00 	vstr	d7, [sp]
 8009514:	f280 80e5 	bge.w	80096e2 <_dtoa_r+0x632>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	2b00      	cmp	r3, #0
 800951c:	f300 80e1 	bgt.w	80096e2 <_dtoa_r+0x632>
 8009520:	d10c      	bne.n	800953c <_dtoa_r+0x48c>
 8009522:	4b48      	ldr	r3, [pc, #288]	@ (8009644 <_dtoa_r+0x594>)
 8009524:	2200      	movs	r2, #0
 8009526:	ec51 0b17 	vmov	r0, r1, d7
 800952a:	f7f7 f865 	bl	80005f8 <__aeabi_dmul>
 800952e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009532:	f7f7 fae7 	bl	8000b04 <__aeabi_dcmpge>
 8009536:	2800      	cmp	r0, #0
 8009538:	f000 8266 	beq.w	8009a08 <_dtoa_r+0x958>
 800953c:	2400      	movs	r4, #0
 800953e:	4625      	mov	r5, r4
 8009540:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009542:	4656      	mov	r6, sl
 8009544:	ea6f 0803 	mvn.w	r8, r3
 8009548:	2700      	movs	r7, #0
 800954a:	4621      	mov	r1, r4
 800954c:	4648      	mov	r0, r9
 800954e:	f000 fcbf 	bl	8009ed0 <_Bfree>
 8009552:	2d00      	cmp	r5, #0
 8009554:	f000 80bd 	beq.w	80096d2 <_dtoa_r+0x622>
 8009558:	b12f      	cbz	r7, 8009566 <_dtoa_r+0x4b6>
 800955a:	42af      	cmp	r7, r5
 800955c:	d003      	beq.n	8009566 <_dtoa_r+0x4b6>
 800955e:	4639      	mov	r1, r7
 8009560:	4648      	mov	r0, r9
 8009562:	f000 fcb5 	bl	8009ed0 <_Bfree>
 8009566:	4629      	mov	r1, r5
 8009568:	4648      	mov	r0, r9
 800956a:	f000 fcb1 	bl	8009ed0 <_Bfree>
 800956e:	e0b0      	b.n	80096d2 <_dtoa_r+0x622>
 8009570:	07e2      	lsls	r2, r4, #31
 8009572:	d505      	bpl.n	8009580 <_dtoa_r+0x4d0>
 8009574:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009578:	f7f7 f83e 	bl	80005f8 <__aeabi_dmul>
 800957c:	3601      	adds	r6, #1
 800957e:	2301      	movs	r3, #1
 8009580:	1064      	asrs	r4, r4, #1
 8009582:	3508      	adds	r5, #8
 8009584:	e762      	b.n	800944c <_dtoa_r+0x39c>
 8009586:	2602      	movs	r6, #2
 8009588:	e765      	b.n	8009456 <_dtoa_r+0x3a6>
 800958a:	9c03      	ldr	r4, [sp, #12]
 800958c:	46b8      	mov	r8, r7
 800958e:	e784      	b.n	800949a <_dtoa_r+0x3ea>
 8009590:	4b27      	ldr	r3, [pc, #156]	@ (8009630 <_dtoa_r+0x580>)
 8009592:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009594:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009598:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800959c:	4454      	add	r4, sl
 800959e:	2900      	cmp	r1, #0
 80095a0:	d054      	beq.n	800964c <_dtoa_r+0x59c>
 80095a2:	4929      	ldr	r1, [pc, #164]	@ (8009648 <_dtoa_r+0x598>)
 80095a4:	2000      	movs	r0, #0
 80095a6:	f7f7 f951 	bl	800084c <__aeabi_ddiv>
 80095aa:	4633      	mov	r3, r6
 80095ac:	462a      	mov	r2, r5
 80095ae:	f7f6 fe6b 	bl	8000288 <__aeabi_dsub>
 80095b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095b6:	4656      	mov	r6, sl
 80095b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095bc:	f7f7 facc 	bl	8000b58 <__aeabi_d2iz>
 80095c0:	4605      	mov	r5, r0
 80095c2:	f7f6 ffaf 	bl	8000524 <__aeabi_i2d>
 80095c6:	4602      	mov	r2, r0
 80095c8:	460b      	mov	r3, r1
 80095ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095ce:	f7f6 fe5b 	bl	8000288 <__aeabi_dsub>
 80095d2:	3530      	adds	r5, #48	@ 0x30
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095dc:	f806 5b01 	strb.w	r5, [r6], #1
 80095e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80095e4:	f7f7 fa7a 	bl	8000adc <__aeabi_dcmplt>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d172      	bne.n	80096d2 <_dtoa_r+0x622>
 80095ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095f0:	4911      	ldr	r1, [pc, #68]	@ (8009638 <_dtoa_r+0x588>)
 80095f2:	2000      	movs	r0, #0
 80095f4:	f7f6 fe48 	bl	8000288 <__aeabi_dsub>
 80095f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80095fc:	f7f7 fa6e 	bl	8000adc <__aeabi_dcmplt>
 8009600:	2800      	cmp	r0, #0
 8009602:	f040 80b4 	bne.w	800976e <_dtoa_r+0x6be>
 8009606:	42a6      	cmp	r6, r4
 8009608:	f43f af70 	beq.w	80094ec <_dtoa_r+0x43c>
 800960c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009610:	4b0a      	ldr	r3, [pc, #40]	@ (800963c <_dtoa_r+0x58c>)
 8009612:	2200      	movs	r2, #0
 8009614:	f7f6 fff0 	bl	80005f8 <__aeabi_dmul>
 8009618:	4b08      	ldr	r3, [pc, #32]	@ (800963c <_dtoa_r+0x58c>)
 800961a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800961e:	2200      	movs	r2, #0
 8009620:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009624:	f7f6 ffe8 	bl	80005f8 <__aeabi_dmul>
 8009628:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800962c:	e7c4      	b.n	80095b8 <_dtoa_r+0x508>
 800962e:	bf00      	nop
 8009630:	0800f840 	.word	0x0800f840
 8009634:	0800f818 	.word	0x0800f818
 8009638:	3ff00000 	.word	0x3ff00000
 800963c:	40240000 	.word	0x40240000
 8009640:	401c0000 	.word	0x401c0000
 8009644:	40140000 	.word	0x40140000
 8009648:	3fe00000 	.word	0x3fe00000
 800964c:	4631      	mov	r1, r6
 800964e:	4628      	mov	r0, r5
 8009650:	f7f6 ffd2 	bl	80005f8 <__aeabi_dmul>
 8009654:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009658:	9413      	str	r4, [sp, #76]	@ 0x4c
 800965a:	4656      	mov	r6, sl
 800965c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009660:	f7f7 fa7a 	bl	8000b58 <__aeabi_d2iz>
 8009664:	4605      	mov	r5, r0
 8009666:	f7f6 ff5d 	bl	8000524 <__aeabi_i2d>
 800966a:	4602      	mov	r2, r0
 800966c:	460b      	mov	r3, r1
 800966e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009672:	f7f6 fe09 	bl	8000288 <__aeabi_dsub>
 8009676:	3530      	adds	r5, #48	@ 0x30
 8009678:	f806 5b01 	strb.w	r5, [r6], #1
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	42a6      	cmp	r6, r4
 8009682:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009686:	f04f 0200 	mov.w	r2, #0
 800968a:	d124      	bne.n	80096d6 <_dtoa_r+0x626>
 800968c:	4baf      	ldr	r3, [pc, #700]	@ (800994c <_dtoa_r+0x89c>)
 800968e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009692:	f7f6 fdfb 	bl	800028c <__adddf3>
 8009696:	4602      	mov	r2, r0
 8009698:	460b      	mov	r3, r1
 800969a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800969e:	f7f7 fa3b 	bl	8000b18 <__aeabi_dcmpgt>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	d163      	bne.n	800976e <_dtoa_r+0x6be>
 80096a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80096aa:	49a8      	ldr	r1, [pc, #672]	@ (800994c <_dtoa_r+0x89c>)
 80096ac:	2000      	movs	r0, #0
 80096ae:	f7f6 fdeb 	bl	8000288 <__aeabi_dsub>
 80096b2:	4602      	mov	r2, r0
 80096b4:	460b      	mov	r3, r1
 80096b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096ba:	f7f7 fa0f 	bl	8000adc <__aeabi_dcmplt>
 80096be:	2800      	cmp	r0, #0
 80096c0:	f43f af14 	beq.w	80094ec <_dtoa_r+0x43c>
 80096c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80096c6:	1e73      	subs	r3, r6, #1
 80096c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80096ce:	2b30      	cmp	r3, #48	@ 0x30
 80096d0:	d0f8      	beq.n	80096c4 <_dtoa_r+0x614>
 80096d2:	4647      	mov	r7, r8
 80096d4:	e03b      	b.n	800974e <_dtoa_r+0x69e>
 80096d6:	4b9e      	ldr	r3, [pc, #632]	@ (8009950 <_dtoa_r+0x8a0>)
 80096d8:	f7f6 ff8e 	bl	80005f8 <__aeabi_dmul>
 80096dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096e0:	e7bc      	b.n	800965c <_dtoa_r+0x5ac>
 80096e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80096e6:	4656      	mov	r6, sl
 80096e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096ec:	4620      	mov	r0, r4
 80096ee:	4629      	mov	r1, r5
 80096f0:	f7f7 f8ac 	bl	800084c <__aeabi_ddiv>
 80096f4:	f7f7 fa30 	bl	8000b58 <__aeabi_d2iz>
 80096f8:	4680      	mov	r8, r0
 80096fa:	f7f6 ff13 	bl	8000524 <__aeabi_i2d>
 80096fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009702:	f7f6 ff79 	bl	80005f8 <__aeabi_dmul>
 8009706:	4602      	mov	r2, r0
 8009708:	460b      	mov	r3, r1
 800970a:	4620      	mov	r0, r4
 800970c:	4629      	mov	r1, r5
 800970e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009712:	f7f6 fdb9 	bl	8000288 <__aeabi_dsub>
 8009716:	f806 4b01 	strb.w	r4, [r6], #1
 800971a:	9d03      	ldr	r5, [sp, #12]
 800971c:	eba6 040a 	sub.w	r4, r6, sl
 8009720:	42a5      	cmp	r5, r4
 8009722:	4602      	mov	r2, r0
 8009724:	460b      	mov	r3, r1
 8009726:	d133      	bne.n	8009790 <_dtoa_r+0x6e0>
 8009728:	f7f6 fdb0 	bl	800028c <__adddf3>
 800972c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009730:	4604      	mov	r4, r0
 8009732:	460d      	mov	r5, r1
 8009734:	f7f7 f9f0 	bl	8000b18 <__aeabi_dcmpgt>
 8009738:	b9c0      	cbnz	r0, 800976c <_dtoa_r+0x6bc>
 800973a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800973e:	4620      	mov	r0, r4
 8009740:	4629      	mov	r1, r5
 8009742:	f7f7 f9c1 	bl	8000ac8 <__aeabi_dcmpeq>
 8009746:	b110      	cbz	r0, 800974e <_dtoa_r+0x69e>
 8009748:	f018 0f01 	tst.w	r8, #1
 800974c:	d10e      	bne.n	800976c <_dtoa_r+0x6bc>
 800974e:	9902      	ldr	r1, [sp, #8]
 8009750:	4648      	mov	r0, r9
 8009752:	f000 fbbd 	bl	8009ed0 <_Bfree>
 8009756:	2300      	movs	r3, #0
 8009758:	7033      	strb	r3, [r6, #0]
 800975a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800975c:	3701      	adds	r7, #1
 800975e:	601f      	str	r7, [r3, #0]
 8009760:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009762:	2b00      	cmp	r3, #0
 8009764:	f000 824b 	beq.w	8009bfe <_dtoa_r+0xb4e>
 8009768:	601e      	str	r6, [r3, #0]
 800976a:	e248      	b.n	8009bfe <_dtoa_r+0xb4e>
 800976c:	46b8      	mov	r8, r7
 800976e:	4633      	mov	r3, r6
 8009770:	461e      	mov	r6, r3
 8009772:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009776:	2a39      	cmp	r2, #57	@ 0x39
 8009778:	d106      	bne.n	8009788 <_dtoa_r+0x6d8>
 800977a:	459a      	cmp	sl, r3
 800977c:	d1f8      	bne.n	8009770 <_dtoa_r+0x6c0>
 800977e:	2230      	movs	r2, #48	@ 0x30
 8009780:	f108 0801 	add.w	r8, r8, #1
 8009784:	f88a 2000 	strb.w	r2, [sl]
 8009788:	781a      	ldrb	r2, [r3, #0]
 800978a:	3201      	adds	r2, #1
 800978c:	701a      	strb	r2, [r3, #0]
 800978e:	e7a0      	b.n	80096d2 <_dtoa_r+0x622>
 8009790:	4b6f      	ldr	r3, [pc, #444]	@ (8009950 <_dtoa_r+0x8a0>)
 8009792:	2200      	movs	r2, #0
 8009794:	f7f6 ff30 	bl	80005f8 <__aeabi_dmul>
 8009798:	2200      	movs	r2, #0
 800979a:	2300      	movs	r3, #0
 800979c:	4604      	mov	r4, r0
 800979e:	460d      	mov	r5, r1
 80097a0:	f7f7 f992 	bl	8000ac8 <__aeabi_dcmpeq>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d09f      	beq.n	80096e8 <_dtoa_r+0x638>
 80097a8:	e7d1      	b.n	800974e <_dtoa_r+0x69e>
 80097aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ac:	2a00      	cmp	r2, #0
 80097ae:	f000 80ea 	beq.w	8009986 <_dtoa_r+0x8d6>
 80097b2:	9a07      	ldr	r2, [sp, #28]
 80097b4:	2a01      	cmp	r2, #1
 80097b6:	f300 80cd 	bgt.w	8009954 <_dtoa_r+0x8a4>
 80097ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80097bc:	2a00      	cmp	r2, #0
 80097be:	f000 80c1 	beq.w	8009944 <_dtoa_r+0x894>
 80097c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80097c6:	9c08      	ldr	r4, [sp, #32]
 80097c8:	9e00      	ldr	r6, [sp, #0]
 80097ca:	9a00      	ldr	r2, [sp, #0]
 80097cc:	441a      	add	r2, r3
 80097ce:	9200      	str	r2, [sp, #0]
 80097d0:	9a06      	ldr	r2, [sp, #24]
 80097d2:	2101      	movs	r1, #1
 80097d4:	441a      	add	r2, r3
 80097d6:	4648      	mov	r0, r9
 80097d8:	9206      	str	r2, [sp, #24]
 80097da:	f000 fc77 	bl	800a0cc <__i2b>
 80097de:	4605      	mov	r5, r0
 80097e0:	b166      	cbz	r6, 80097fc <_dtoa_r+0x74c>
 80097e2:	9b06      	ldr	r3, [sp, #24]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	dd09      	ble.n	80097fc <_dtoa_r+0x74c>
 80097e8:	42b3      	cmp	r3, r6
 80097ea:	9a00      	ldr	r2, [sp, #0]
 80097ec:	bfa8      	it	ge
 80097ee:	4633      	movge	r3, r6
 80097f0:	1ad2      	subs	r2, r2, r3
 80097f2:	9200      	str	r2, [sp, #0]
 80097f4:	9a06      	ldr	r2, [sp, #24]
 80097f6:	1af6      	subs	r6, r6, r3
 80097f8:	1ad3      	subs	r3, r2, r3
 80097fa:	9306      	str	r3, [sp, #24]
 80097fc:	9b08      	ldr	r3, [sp, #32]
 80097fe:	b30b      	cbz	r3, 8009844 <_dtoa_r+0x794>
 8009800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009802:	2b00      	cmp	r3, #0
 8009804:	f000 80c6 	beq.w	8009994 <_dtoa_r+0x8e4>
 8009808:	2c00      	cmp	r4, #0
 800980a:	f000 80c0 	beq.w	800998e <_dtoa_r+0x8de>
 800980e:	4629      	mov	r1, r5
 8009810:	4622      	mov	r2, r4
 8009812:	4648      	mov	r0, r9
 8009814:	f000 fd12 	bl	800a23c <__pow5mult>
 8009818:	9a02      	ldr	r2, [sp, #8]
 800981a:	4601      	mov	r1, r0
 800981c:	4605      	mov	r5, r0
 800981e:	4648      	mov	r0, r9
 8009820:	f000 fc6a 	bl	800a0f8 <__multiply>
 8009824:	9902      	ldr	r1, [sp, #8]
 8009826:	4680      	mov	r8, r0
 8009828:	4648      	mov	r0, r9
 800982a:	f000 fb51 	bl	8009ed0 <_Bfree>
 800982e:	9b08      	ldr	r3, [sp, #32]
 8009830:	1b1b      	subs	r3, r3, r4
 8009832:	9308      	str	r3, [sp, #32]
 8009834:	f000 80b1 	beq.w	800999a <_dtoa_r+0x8ea>
 8009838:	9a08      	ldr	r2, [sp, #32]
 800983a:	4641      	mov	r1, r8
 800983c:	4648      	mov	r0, r9
 800983e:	f000 fcfd 	bl	800a23c <__pow5mult>
 8009842:	9002      	str	r0, [sp, #8]
 8009844:	2101      	movs	r1, #1
 8009846:	4648      	mov	r0, r9
 8009848:	f000 fc40 	bl	800a0cc <__i2b>
 800984c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800984e:	4604      	mov	r4, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	f000 81d8 	beq.w	8009c06 <_dtoa_r+0xb56>
 8009856:	461a      	mov	r2, r3
 8009858:	4601      	mov	r1, r0
 800985a:	4648      	mov	r0, r9
 800985c:	f000 fcee 	bl	800a23c <__pow5mult>
 8009860:	9b07      	ldr	r3, [sp, #28]
 8009862:	2b01      	cmp	r3, #1
 8009864:	4604      	mov	r4, r0
 8009866:	f300 809f 	bgt.w	80099a8 <_dtoa_r+0x8f8>
 800986a:	9b04      	ldr	r3, [sp, #16]
 800986c:	2b00      	cmp	r3, #0
 800986e:	f040 8097 	bne.w	80099a0 <_dtoa_r+0x8f0>
 8009872:	9b05      	ldr	r3, [sp, #20]
 8009874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009878:	2b00      	cmp	r3, #0
 800987a:	f040 8093 	bne.w	80099a4 <_dtoa_r+0x8f4>
 800987e:	9b05      	ldr	r3, [sp, #20]
 8009880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009884:	0d1b      	lsrs	r3, r3, #20
 8009886:	051b      	lsls	r3, r3, #20
 8009888:	b133      	cbz	r3, 8009898 <_dtoa_r+0x7e8>
 800988a:	9b00      	ldr	r3, [sp, #0]
 800988c:	3301      	adds	r3, #1
 800988e:	9300      	str	r3, [sp, #0]
 8009890:	9b06      	ldr	r3, [sp, #24]
 8009892:	3301      	adds	r3, #1
 8009894:	9306      	str	r3, [sp, #24]
 8009896:	2301      	movs	r3, #1
 8009898:	9308      	str	r3, [sp, #32]
 800989a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 81b8 	beq.w	8009c12 <_dtoa_r+0xb62>
 80098a2:	6923      	ldr	r3, [r4, #16]
 80098a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098a8:	6918      	ldr	r0, [r3, #16]
 80098aa:	f000 fbc3 	bl	800a034 <__hi0bits>
 80098ae:	f1c0 0020 	rsb	r0, r0, #32
 80098b2:	9b06      	ldr	r3, [sp, #24]
 80098b4:	4418      	add	r0, r3
 80098b6:	f010 001f 	ands.w	r0, r0, #31
 80098ba:	f000 8082 	beq.w	80099c2 <_dtoa_r+0x912>
 80098be:	f1c0 0320 	rsb	r3, r0, #32
 80098c2:	2b04      	cmp	r3, #4
 80098c4:	dd73      	ble.n	80099ae <_dtoa_r+0x8fe>
 80098c6:	9b00      	ldr	r3, [sp, #0]
 80098c8:	f1c0 001c 	rsb	r0, r0, #28
 80098cc:	4403      	add	r3, r0
 80098ce:	9300      	str	r3, [sp, #0]
 80098d0:	9b06      	ldr	r3, [sp, #24]
 80098d2:	4403      	add	r3, r0
 80098d4:	4406      	add	r6, r0
 80098d6:	9306      	str	r3, [sp, #24]
 80098d8:	9b00      	ldr	r3, [sp, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	dd05      	ble.n	80098ea <_dtoa_r+0x83a>
 80098de:	9902      	ldr	r1, [sp, #8]
 80098e0:	461a      	mov	r2, r3
 80098e2:	4648      	mov	r0, r9
 80098e4:	f000 fd04 	bl	800a2f0 <__lshift>
 80098e8:	9002      	str	r0, [sp, #8]
 80098ea:	9b06      	ldr	r3, [sp, #24]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	dd05      	ble.n	80098fc <_dtoa_r+0x84c>
 80098f0:	4621      	mov	r1, r4
 80098f2:	461a      	mov	r2, r3
 80098f4:	4648      	mov	r0, r9
 80098f6:	f000 fcfb 	bl	800a2f0 <__lshift>
 80098fa:	4604      	mov	r4, r0
 80098fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d061      	beq.n	80099c6 <_dtoa_r+0x916>
 8009902:	9802      	ldr	r0, [sp, #8]
 8009904:	4621      	mov	r1, r4
 8009906:	f000 fd5f 	bl	800a3c8 <__mcmp>
 800990a:	2800      	cmp	r0, #0
 800990c:	da5b      	bge.n	80099c6 <_dtoa_r+0x916>
 800990e:	2300      	movs	r3, #0
 8009910:	9902      	ldr	r1, [sp, #8]
 8009912:	220a      	movs	r2, #10
 8009914:	4648      	mov	r0, r9
 8009916:	f000 fafd 	bl	8009f14 <__multadd>
 800991a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800991c:	9002      	str	r0, [sp, #8]
 800991e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009922:	2b00      	cmp	r3, #0
 8009924:	f000 8177 	beq.w	8009c16 <_dtoa_r+0xb66>
 8009928:	4629      	mov	r1, r5
 800992a:	2300      	movs	r3, #0
 800992c:	220a      	movs	r2, #10
 800992e:	4648      	mov	r0, r9
 8009930:	f000 faf0 	bl	8009f14 <__multadd>
 8009934:	f1bb 0f00 	cmp.w	fp, #0
 8009938:	4605      	mov	r5, r0
 800993a:	dc6f      	bgt.n	8009a1c <_dtoa_r+0x96c>
 800993c:	9b07      	ldr	r3, [sp, #28]
 800993e:	2b02      	cmp	r3, #2
 8009940:	dc49      	bgt.n	80099d6 <_dtoa_r+0x926>
 8009942:	e06b      	b.n	8009a1c <_dtoa_r+0x96c>
 8009944:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009946:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800994a:	e73c      	b.n	80097c6 <_dtoa_r+0x716>
 800994c:	3fe00000 	.word	0x3fe00000
 8009950:	40240000 	.word	0x40240000
 8009954:	9b03      	ldr	r3, [sp, #12]
 8009956:	1e5c      	subs	r4, r3, #1
 8009958:	9b08      	ldr	r3, [sp, #32]
 800995a:	42a3      	cmp	r3, r4
 800995c:	db09      	blt.n	8009972 <_dtoa_r+0x8c2>
 800995e:	1b1c      	subs	r4, r3, r4
 8009960:	9b03      	ldr	r3, [sp, #12]
 8009962:	2b00      	cmp	r3, #0
 8009964:	f6bf af30 	bge.w	80097c8 <_dtoa_r+0x718>
 8009968:	9b00      	ldr	r3, [sp, #0]
 800996a:	9a03      	ldr	r2, [sp, #12]
 800996c:	1a9e      	subs	r6, r3, r2
 800996e:	2300      	movs	r3, #0
 8009970:	e72b      	b.n	80097ca <_dtoa_r+0x71a>
 8009972:	9b08      	ldr	r3, [sp, #32]
 8009974:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009976:	9408      	str	r4, [sp, #32]
 8009978:	1ae3      	subs	r3, r4, r3
 800997a:	441a      	add	r2, r3
 800997c:	9e00      	ldr	r6, [sp, #0]
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	920d      	str	r2, [sp, #52]	@ 0x34
 8009982:	2400      	movs	r4, #0
 8009984:	e721      	b.n	80097ca <_dtoa_r+0x71a>
 8009986:	9c08      	ldr	r4, [sp, #32]
 8009988:	9e00      	ldr	r6, [sp, #0]
 800998a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800998c:	e728      	b.n	80097e0 <_dtoa_r+0x730>
 800998e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009992:	e751      	b.n	8009838 <_dtoa_r+0x788>
 8009994:	9a08      	ldr	r2, [sp, #32]
 8009996:	9902      	ldr	r1, [sp, #8]
 8009998:	e750      	b.n	800983c <_dtoa_r+0x78c>
 800999a:	f8cd 8008 	str.w	r8, [sp, #8]
 800999e:	e751      	b.n	8009844 <_dtoa_r+0x794>
 80099a0:	2300      	movs	r3, #0
 80099a2:	e779      	b.n	8009898 <_dtoa_r+0x7e8>
 80099a4:	9b04      	ldr	r3, [sp, #16]
 80099a6:	e777      	b.n	8009898 <_dtoa_r+0x7e8>
 80099a8:	2300      	movs	r3, #0
 80099aa:	9308      	str	r3, [sp, #32]
 80099ac:	e779      	b.n	80098a2 <_dtoa_r+0x7f2>
 80099ae:	d093      	beq.n	80098d8 <_dtoa_r+0x828>
 80099b0:	9a00      	ldr	r2, [sp, #0]
 80099b2:	331c      	adds	r3, #28
 80099b4:	441a      	add	r2, r3
 80099b6:	9200      	str	r2, [sp, #0]
 80099b8:	9a06      	ldr	r2, [sp, #24]
 80099ba:	441a      	add	r2, r3
 80099bc:	441e      	add	r6, r3
 80099be:	9206      	str	r2, [sp, #24]
 80099c0:	e78a      	b.n	80098d8 <_dtoa_r+0x828>
 80099c2:	4603      	mov	r3, r0
 80099c4:	e7f4      	b.n	80099b0 <_dtoa_r+0x900>
 80099c6:	9b03      	ldr	r3, [sp, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	46b8      	mov	r8, r7
 80099cc:	dc20      	bgt.n	8009a10 <_dtoa_r+0x960>
 80099ce:	469b      	mov	fp, r3
 80099d0:	9b07      	ldr	r3, [sp, #28]
 80099d2:	2b02      	cmp	r3, #2
 80099d4:	dd1e      	ble.n	8009a14 <_dtoa_r+0x964>
 80099d6:	f1bb 0f00 	cmp.w	fp, #0
 80099da:	f47f adb1 	bne.w	8009540 <_dtoa_r+0x490>
 80099de:	4621      	mov	r1, r4
 80099e0:	465b      	mov	r3, fp
 80099e2:	2205      	movs	r2, #5
 80099e4:	4648      	mov	r0, r9
 80099e6:	f000 fa95 	bl	8009f14 <__multadd>
 80099ea:	4601      	mov	r1, r0
 80099ec:	4604      	mov	r4, r0
 80099ee:	9802      	ldr	r0, [sp, #8]
 80099f0:	f000 fcea 	bl	800a3c8 <__mcmp>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	f77f ada3 	ble.w	8009540 <_dtoa_r+0x490>
 80099fa:	4656      	mov	r6, sl
 80099fc:	2331      	movs	r3, #49	@ 0x31
 80099fe:	f806 3b01 	strb.w	r3, [r6], #1
 8009a02:	f108 0801 	add.w	r8, r8, #1
 8009a06:	e59f      	b.n	8009548 <_dtoa_r+0x498>
 8009a08:	9c03      	ldr	r4, [sp, #12]
 8009a0a:	46b8      	mov	r8, r7
 8009a0c:	4625      	mov	r5, r4
 8009a0e:	e7f4      	b.n	80099fa <_dtoa_r+0x94a>
 8009a10:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 8101 	beq.w	8009c1e <_dtoa_r+0xb6e>
 8009a1c:	2e00      	cmp	r6, #0
 8009a1e:	dd05      	ble.n	8009a2c <_dtoa_r+0x97c>
 8009a20:	4629      	mov	r1, r5
 8009a22:	4632      	mov	r2, r6
 8009a24:	4648      	mov	r0, r9
 8009a26:	f000 fc63 	bl	800a2f0 <__lshift>
 8009a2a:	4605      	mov	r5, r0
 8009a2c:	9b08      	ldr	r3, [sp, #32]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d05c      	beq.n	8009aec <_dtoa_r+0xa3c>
 8009a32:	6869      	ldr	r1, [r5, #4]
 8009a34:	4648      	mov	r0, r9
 8009a36:	f000 fa0b 	bl	8009e50 <_Balloc>
 8009a3a:	4606      	mov	r6, r0
 8009a3c:	b928      	cbnz	r0, 8009a4a <_dtoa_r+0x99a>
 8009a3e:	4b82      	ldr	r3, [pc, #520]	@ (8009c48 <_dtoa_r+0xb98>)
 8009a40:	4602      	mov	r2, r0
 8009a42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009a46:	f7ff bb4a 	b.w	80090de <_dtoa_r+0x2e>
 8009a4a:	692a      	ldr	r2, [r5, #16]
 8009a4c:	3202      	adds	r2, #2
 8009a4e:	0092      	lsls	r2, r2, #2
 8009a50:	f105 010c 	add.w	r1, r5, #12
 8009a54:	300c      	adds	r0, #12
 8009a56:	f001 ff69 	bl	800b92c <memcpy>
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	4631      	mov	r1, r6
 8009a5e:	4648      	mov	r0, r9
 8009a60:	f000 fc46 	bl	800a2f0 <__lshift>
 8009a64:	f10a 0301 	add.w	r3, sl, #1
 8009a68:	9300      	str	r3, [sp, #0]
 8009a6a:	eb0a 030b 	add.w	r3, sl, fp
 8009a6e:	9308      	str	r3, [sp, #32]
 8009a70:	9b04      	ldr	r3, [sp, #16]
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	462f      	mov	r7, r5
 8009a78:	9306      	str	r3, [sp, #24]
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	9b00      	ldr	r3, [sp, #0]
 8009a7e:	9802      	ldr	r0, [sp, #8]
 8009a80:	4621      	mov	r1, r4
 8009a82:	f103 3bff 	add.w	fp, r3, #4294967295
 8009a86:	f7ff fa89 	bl	8008f9c <quorem>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	3330      	adds	r3, #48	@ 0x30
 8009a8e:	9003      	str	r0, [sp, #12]
 8009a90:	4639      	mov	r1, r7
 8009a92:	9802      	ldr	r0, [sp, #8]
 8009a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a96:	f000 fc97 	bl	800a3c8 <__mcmp>
 8009a9a:	462a      	mov	r2, r5
 8009a9c:	9004      	str	r0, [sp, #16]
 8009a9e:	4621      	mov	r1, r4
 8009aa0:	4648      	mov	r0, r9
 8009aa2:	f000 fcad 	bl	800a400 <__mdiff>
 8009aa6:	68c2      	ldr	r2, [r0, #12]
 8009aa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aaa:	4606      	mov	r6, r0
 8009aac:	bb02      	cbnz	r2, 8009af0 <_dtoa_r+0xa40>
 8009aae:	4601      	mov	r1, r0
 8009ab0:	9802      	ldr	r0, [sp, #8]
 8009ab2:	f000 fc89 	bl	800a3c8 <__mcmp>
 8009ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab8:	4602      	mov	r2, r0
 8009aba:	4631      	mov	r1, r6
 8009abc:	4648      	mov	r0, r9
 8009abe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac2:	f000 fa05 	bl	8009ed0 <_Bfree>
 8009ac6:	9b07      	ldr	r3, [sp, #28]
 8009ac8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009aca:	9e00      	ldr	r6, [sp, #0]
 8009acc:	ea42 0103 	orr.w	r1, r2, r3
 8009ad0:	9b06      	ldr	r3, [sp, #24]
 8009ad2:	4319      	orrs	r1, r3
 8009ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ad6:	d10d      	bne.n	8009af4 <_dtoa_r+0xa44>
 8009ad8:	2b39      	cmp	r3, #57	@ 0x39
 8009ada:	d027      	beq.n	8009b2c <_dtoa_r+0xa7c>
 8009adc:	9a04      	ldr	r2, [sp, #16]
 8009ade:	2a00      	cmp	r2, #0
 8009ae0:	dd01      	ble.n	8009ae6 <_dtoa_r+0xa36>
 8009ae2:	9b03      	ldr	r3, [sp, #12]
 8009ae4:	3331      	adds	r3, #49	@ 0x31
 8009ae6:	f88b 3000 	strb.w	r3, [fp]
 8009aea:	e52e      	b.n	800954a <_dtoa_r+0x49a>
 8009aec:	4628      	mov	r0, r5
 8009aee:	e7b9      	b.n	8009a64 <_dtoa_r+0x9b4>
 8009af0:	2201      	movs	r2, #1
 8009af2:	e7e2      	b.n	8009aba <_dtoa_r+0xa0a>
 8009af4:	9904      	ldr	r1, [sp, #16]
 8009af6:	2900      	cmp	r1, #0
 8009af8:	db04      	blt.n	8009b04 <_dtoa_r+0xa54>
 8009afa:	9807      	ldr	r0, [sp, #28]
 8009afc:	4301      	orrs	r1, r0
 8009afe:	9806      	ldr	r0, [sp, #24]
 8009b00:	4301      	orrs	r1, r0
 8009b02:	d120      	bne.n	8009b46 <_dtoa_r+0xa96>
 8009b04:	2a00      	cmp	r2, #0
 8009b06:	ddee      	ble.n	8009ae6 <_dtoa_r+0xa36>
 8009b08:	9902      	ldr	r1, [sp, #8]
 8009b0a:	9300      	str	r3, [sp, #0]
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	4648      	mov	r0, r9
 8009b10:	f000 fbee 	bl	800a2f0 <__lshift>
 8009b14:	4621      	mov	r1, r4
 8009b16:	9002      	str	r0, [sp, #8]
 8009b18:	f000 fc56 	bl	800a3c8 <__mcmp>
 8009b1c:	2800      	cmp	r0, #0
 8009b1e:	9b00      	ldr	r3, [sp, #0]
 8009b20:	dc02      	bgt.n	8009b28 <_dtoa_r+0xa78>
 8009b22:	d1e0      	bne.n	8009ae6 <_dtoa_r+0xa36>
 8009b24:	07da      	lsls	r2, r3, #31
 8009b26:	d5de      	bpl.n	8009ae6 <_dtoa_r+0xa36>
 8009b28:	2b39      	cmp	r3, #57	@ 0x39
 8009b2a:	d1da      	bne.n	8009ae2 <_dtoa_r+0xa32>
 8009b2c:	2339      	movs	r3, #57	@ 0x39
 8009b2e:	f88b 3000 	strb.w	r3, [fp]
 8009b32:	4633      	mov	r3, r6
 8009b34:	461e      	mov	r6, r3
 8009b36:	3b01      	subs	r3, #1
 8009b38:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009b3c:	2a39      	cmp	r2, #57	@ 0x39
 8009b3e:	d04e      	beq.n	8009bde <_dtoa_r+0xb2e>
 8009b40:	3201      	adds	r2, #1
 8009b42:	701a      	strb	r2, [r3, #0]
 8009b44:	e501      	b.n	800954a <_dtoa_r+0x49a>
 8009b46:	2a00      	cmp	r2, #0
 8009b48:	dd03      	ble.n	8009b52 <_dtoa_r+0xaa2>
 8009b4a:	2b39      	cmp	r3, #57	@ 0x39
 8009b4c:	d0ee      	beq.n	8009b2c <_dtoa_r+0xa7c>
 8009b4e:	3301      	adds	r3, #1
 8009b50:	e7c9      	b.n	8009ae6 <_dtoa_r+0xa36>
 8009b52:	9a00      	ldr	r2, [sp, #0]
 8009b54:	9908      	ldr	r1, [sp, #32]
 8009b56:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b5a:	428a      	cmp	r2, r1
 8009b5c:	d028      	beq.n	8009bb0 <_dtoa_r+0xb00>
 8009b5e:	9902      	ldr	r1, [sp, #8]
 8009b60:	2300      	movs	r3, #0
 8009b62:	220a      	movs	r2, #10
 8009b64:	4648      	mov	r0, r9
 8009b66:	f000 f9d5 	bl	8009f14 <__multadd>
 8009b6a:	42af      	cmp	r7, r5
 8009b6c:	9002      	str	r0, [sp, #8]
 8009b6e:	f04f 0300 	mov.w	r3, #0
 8009b72:	f04f 020a 	mov.w	r2, #10
 8009b76:	4639      	mov	r1, r7
 8009b78:	4648      	mov	r0, r9
 8009b7a:	d107      	bne.n	8009b8c <_dtoa_r+0xadc>
 8009b7c:	f000 f9ca 	bl	8009f14 <__multadd>
 8009b80:	4607      	mov	r7, r0
 8009b82:	4605      	mov	r5, r0
 8009b84:	9b00      	ldr	r3, [sp, #0]
 8009b86:	3301      	adds	r3, #1
 8009b88:	9300      	str	r3, [sp, #0]
 8009b8a:	e777      	b.n	8009a7c <_dtoa_r+0x9cc>
 8009b8c:	f000 f9c2 	bl	8009f14 <__multadd>
 8009b90:	4629      	mov	r1, r5
 8009b92:	4607      	mov	r7, r0
 8009b94:	2300      	movs	r3, #0
 8009b96:	220a      	movs	r2, #10
 8009b98:	4648      	mov	r0, r9
 8009b9a:	f000 f9bb 	bl	8009f14 <__multadd>
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	e7f0      	b.n	8009b84 <_dtoa_r+0xad4>
 8009ba2:	f1bb 0f00 	cmp.w	fp, #0
 8009ba6:	bfcc      	ite	gt
 8009ba8:	465e      	movgt	r6, fp
 8009baa:	2601      	movle	r6, #1
 8009bac:	4456      	add	r6, sl
 8009bae:	2700      	movs	r7, #0
 8009bb0:	9902      	ldr	r1, [sp, #8]
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	4648      	mov	r0, r9
 8009bb8:	f000 fb9a 	bl	800a2f0 <__lshift>
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	9002      	str	r0, [sp, #8]
 8009bc0:	f000 fc02 	bl	800a3c8 <__mcmp>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	dcb4      	bgt.n	8009b32 <_dtoa_r+0xa82>
 8009bc8:	d102      	bne.n	8009bd0 <_dtoa_r+0xb20>
 8009bca:	9b00      	ldr	r3, [sp, #0]
 8009bcc:	07db      	lsls	r3, r3, #31
 8009bce:	d4b0      	bmi.n	8009b32 <_dtoa_r+0xa82>
 8009bd0:	4633      	mov	r3, r6
 8009bd2:	461e      	mov	r6, r3
 8009bd4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bd8:	2a30      	cmp	r2, #48	@ 0x30
 8009bda:	d0fa      	beq.n	8009bd2 <_dtoa_r+0xb22>
 8009bdc:	e4b5      	b.n	800954a <_dtoa_r+0x49a>
 8009bde:	459a      	cmp	sl, r3
 8009be0:	d1a8      	bne.n	8009b34 <_dtoa_r+0xa84>
 8009be2:	2331      	movs	r3, #49	@ 0x31
 8009be4:	f108 0801 	add.w	r8, r8, #1
 8009be8:	f88a 3000 	strb.w	r3, [sl]
 8009bec:	e4ad      	b.n	800954a <_dtoa_r+0x49a>
 8009bee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009bf0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009c4c <_dtoa_r+0xb9c>
 8009bf4:	b11b      	cbz	r3, 8009bfe <_dtoa_r+0xb4e>
 8009bf6:	f10a 0308 	add.w	r3, sl, #8
 8009bfa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009bfc:	6013      	str	r3, [r2, #0]
 8009bfe:	4650      	mov	r0, sl
 8009c00:	b017      	add	sp, #92	@ 0x5c
 8009c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c06:	9b07      	ldr	r3, [sp, #28]
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	f77f ae2e 	ble.w	800986a <_dtoa_r+0x7ba>
 8009c0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c10:	9308      	str	r3, [sp, #32]
 8009c12:	2001      	movs	r0, #1
 8009c14:	e64d      	b.n	80098b2 <_dtoa_r+0x802>
 8009c16:	f1bb 0f00 	cmp.w	fp, #0
 8009c1a:	f77f aed9 	ble.w	80099d0 <_dtoa_r+0x920>
 8009c1e:	4656      	mov	r6, sl
 8009c20:	9802      	ldr	r0, [sp, #8]
 8009c22:	4621      	mov	r1, r4
 8009c24:	f7ff f9ba 	bl	8008f9c <quorem>
 8009c28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009c2c:	f806 3b01 	strb.w	r3, [r6], #1
 8009c30:	eba6 020a 	sub.w	r2, r6, sl
 8009c34:	4593      	cmp	fp, r2
 8009c36:	ddb4      	ble.n	8009ba2 <_dtoa_r+0xaf2>
 8009c38:	9902      	ldr	r1, [sp, #8]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	220a      	movs	r2, #10
 8009c3e:	4648      	mov	r0, r9
 8009c40:	f000 f968 	bl	8009f14 <__multadd>
 8009c44:	9002      	str	r0, [sp, #8]
 8009c46:	e7eb      	b.n	8009c20 <_dtoa_r+0xb70>
 8009c48:	0800f6e9 	.word	0x0800f6e9
 8009c4c:	0800f66d 	.word	0x0800f66d

08009c50 <_free_r>:
 8009c50:	b538      	push	{r3, r4, r5, lr}
 8009c52:	4605      	mov	r5, r0
 8009c54:	2900      	cmp	r1, #0
 8009c56:	d041      	beq.n	8009cdc <_free_r+0x8c>
 8009c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c5c:	1f0c      	subs	r4, r1, #4
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	bfb8      	it	lt
 8009c62:	18e4      	addlt	r4, r4, r3
 8009c64:	f000 f8e8 	bl	8009e38 <__malloc_lock>
 8009c68:	4a1d      	ldr	r2, [pc, #116]	@ (8009ce0 <_free_r+0x90>)
 8009c6a:	6813      	ldr	r3, [r2, #0]
 8009c6c:	b933      	cbnz	r3, 8009c7c <_free_r+0x2c>
 8009c6e:	6063      	str	r3, [r4, #4]
 8009c70:	6014      	str	r4, [r2, #0]
 8009c72:	4628      	mov	r0, r5
 8009c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c78:	f000 b8e4 	b.w	8009e44 <__malloc_unlock>
 8009c7c:	42a3      	cmp	r3, r4
 8009c7e:	d908      	bls.n	8009c92 <_free_r+0x42>
 8009c80:	6820      	ldr	r0, [r4, #0]
 8009c82:	1821      	adds	r1, r4, r0
 8009c84:	428b      	cmp	r3, r1
 8009c86:	bf01      	itttt	eq
 8009c88:	6819      	ldreq	r1, [r3, #0]
 8009c8a:	685b      	ldreq	r3, [r3, #4]
 8009c8c:	1809      	addeq	r1, r1, r0
 8009c8e:	6021      	streq	r1, [r4, #0]
 8009c90:	e7ed      	b.n	8009c6e <_free_r+0x1e>
 8009c92:	461a      	mov	r2, r3
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	b10b      	cbz	r3, 8009c9c <_free_r+0x4c>
 8009c98:	42a3      	cmp	r3, r4
 8009c9a:	d9fa      	bls.n	8009c92 <_free_r+0x42>
 8009c9c:	6811      	ldr	r1, [r2, #0]
 8009c9e:	1850      	adds	r0, r2, r1
 8009ca0:	42a0      	cmp	r0, r4
 8009ca2:	d10b      	bne.n	8009cbc <_free_r+0x6c>
 8009ca4:	6820      	ldr	r0, [r4, #0]
 8009ca6:	4401      	add	r1, r0
 8009ca8:	1850      	adds	r0, r2, r1
 8009caa:	4283      	cmp	r3, r0
 8009cac:	6011      	str	r1, [r2, #0]
 8009cae:	d1e0      	bne.n	8009c72 <_free_r+0x22>
 8009cb0:	6818      	ldr	r0, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	6053      	str	r3, [r2, #4]
 8009cb6:	4408      	add	r0, r1
 8009cb8:	6010      	str	r0, [r2, #0]
 8009cba:	e7da      	b.n	8009c72 <_free_r+0x22>
 8009cbc:	d902      	bls.n	8009cc4 <_free_r+0x74>
 8009cbe:	230c      	movs	r3, #12
 8009cc0:	602b      	str	r3, [r5, #0]
 8009cc2:	e7d6      	b.n	8009c72 <_free_r+0x22>
 8009cc4:	6820      	ldr	r0, [r4, #0]
 8009cc6:	1821      	adds	r1, r4, r0
 8009cc8:	428b      	cmp	r3, r1
 8009cca:	bf04      	itt	eq
 8009ccc:	6819      	ldreq	r1, [r3, #0]
 8009cce:	685b      	ldreq	r3, [r3, #4]
 8009cd0:	6063      	str	r3, [r4, #4]
 8009cd2:	bf04      	itt	eq
 8009cd4:	1809      	addeq	r1, r1, r0
 8009cd6:	6021      	streq	r1, [r4, #0]
 8009cd8:	6054      	str	r4, [r2, #4]
 8009cda:	e7ca      	b.n	8009c72 <_free_r+0x22>
 8009cdc:	bd38      	pop	{r3, r4, r5, pc}
 8009cde:	bf00      	nop
 8009ce0:	2000069c 	.word	0x2000069c

08009ce4 <malloc>:
 8009ce4:	4b02      	ldr	r3, [pc, #8]	@ (8009cf0 <malloc+0xc>)
 8009ce6:	4601      	mov	r1, r0
 8009ce8:	6818      	ldr	r0, [r3, #0]
 8009cea:	f000 b825 	b.w	8009d38 <_malloc_r>
 8009cee:	bf00      	nop
 8009cf0:	20000020 	.word	0x20000020

08009cf4 <sbrk_aligned>:
 8009cf4:	b570      	push	{r4, r5, r6, lr}
 8009cf6:	4e0f      	ldr	r6, [pc, #60]	@ (8009d34 <sbrk_aligned+0x40>)
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	6831      	ldr	r1, [r6, #0]
 8009cfc:	4605      	mov	r5, r0
 8009cfe:	b911      	cbnz	r1, 8009d06 <sbrk_aligned+0x12>
 8009d00:	f001 fe04 	bl	800b90c <_sbrk_r>
 8009d04:	6030      	str	r0, [r6, #0]
 8009d06:	4621      	mov	r1, r4
 8009d08:	4628      	mov	r0, r5
 8009d0a:	f001 fdff 	bl	800b90c <_sbrk_r>
 8009d0e:	1c43      	adds	r3, r0, #1
 8009d10:	d103      	bne.n	8009d1a <sbrk_aligned+0x26>
 8009d12:	f04f 34ff 	mov.w	r4, #4294967295
 8009d16:	4620      	mov	r0, r4
 8009d18:	bd70      	pop	{r4, r5, r6, pc}
 8009d1a:	1cc4      	adds	r4, r0, #3
 8009d1c:	f024 0403 	bic.w	r4, r4, #3
 8009d20:	42a0      	cmp	r0, r4
 8009d22:	d0f8      	beq.n	8009d16 <sbrk_aligned+0x22>
 8009d24:	1a21      	subs	r1, r4, r0
 8009d26:	4628      	mov	r0, r5
 8009d28:	f001 fdf0 	bl	800b90c <_sbrk_r>
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	d1f2      	bne.n	8009d16 <sbrk_aligned+0x22>
 8009d30:	e7ef      	b.n	8009d12 <sbrk_aligned+0x1e>
 8009d32:	bf00      	nop
 8009d34:	20000698 	.word	0x20000698

08009d38 <_malloc_r>:
 8009d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d3c:	1ccd      	adds	r5, r1, #3
 8009d3e:	f025 0503 	bic.w	r5, r5, #3
 8009d42:	3508      	adds	r5, #8
 8009d44:	2d0c      	cmp	r5, #12
 8009d46:	bf38      	it	cc
 8009d48:	250c      	movcc	r5, #12
 8009d4a:	2d00      	cmp	r5, #0
 8009d4c:	4606      	mov	r6, r0
 8009d4e:	db01      	blt.n	8009d54 <_malloc_r+0x1c>
 8009d50:	42a9      	cmp	r1, r5
 8009d52:	d904      	bls.n	8009d5e <_malloc_r+0x26>
 8009d54:	230c      	movs	r3, #12
 8009d56:	6033      	str	r3, [r6, #0]
 8009d58:	2000      	movs	r0, #0
 8009d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e34 <_malloc_r+0xfc>
 8009d62:	f000 f869 	bl	8009e38 <__malloc_lock>
 8009d66:	f8d8 3000 	ldr.w	r3, [r8]
 8009d6a:	461c      	mov	r4, r3
 8009d6c:	bb44      	cbnz	r4, 8009dc0 <_malloc_r+0x88>
 8009d6e:	4629      	mov	r1, r5
 8009d70:	4630      	mov	r0, r6
 8009d72:	f7ff ffbf 	bl	8009cf4 <sbrk_aligned>
 8009d76:	1c43      	adds	r3, r0, #1
 8009d78:	4604      	mov	r4, r0
 8009d7a:	d158      	bne.n	8009e2e <_malloc_r+0xf6>
 8009d7c:	f8d8 4000 	ldr.w	r4, [r8]
 8009d80:	4627      	mov	r7, r4
 8009d82:	2f00      	cmp	r7, #0
 8009d84:	d143      	bne.n	8009e0e <_malloc_r+0xd6>
 8009d86:	2c00      	cmp	r4, #0
 8009d88:	d04b      	beq.n	8009e22 <_malloc_r+0xea>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	4639      	mov	r1, r7
 8009d8e:	4630      	mov	r0, r6
 8009d90:	eb04 0903 	add.w	r9, r4, r3
 8009d94:	f001 fdba 	bl	800b90c <_sbrk_r>
 8009d98:	4581      	cmp	r9, r0
 8009d9a:	d142      	bne.n	8009e22 <_malloc_r+0xea>
 8009d9c:	6821      	ldr	r1, [r4, #0]
 8009d9e:	1a6d      	subs	r5, r5, r1
 8009da0:	4629      	mov	r1, r5
 8009da2:	4630      	mov	r0, r6
 8009da4:	f7ff ffa6 	bl	8009cf4 <sbrk_aligned>
 8009da8:	3001      	adds	r0, #1
 8009daa:	d03a      	beq.n	8009e22 <_malloc_r+0xea>
 8009dac:	6823      	ldr	r3, [r4, #0]
 8009dae:	442b      	add	r3, r5
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	f8d8 3000 	ldr.w	r3, [r8]
 8009db6:	685a      	ldr	r2, [r3, #4]
 8009db8:	bb62      	cbnz	r2, 8009e14 <_malloc_r+0xdc>
 8009dba:	f8c8 7000 	str.w	r7, [r8]
 8009dbe:	e00f      	b.n	8009de0 <_malloc_r+0xa8>
 8009dc0:	6822      	ldr	r2, [r4, #0]
 8009dc2:	1b52      	subs	r2, r2, r5
 8009dc4:	d420      	bmi.n	8009e08 <_malloc_r+0xd0>
 8009dc6:	2a0b      	cmp	r2, #11
 8009dc8:	d917      	bls.n	8009dfa <_malloc_r+0xc2>
 8009dca:	1961      	adds	r1, r4, r5
 8009dcc:	42a3      	cmp	r3, r4
 8009dce:	6025      	str	r5, [r4, #0]
 8009dd0:	bf18      	it	ne
 8009dd2:	6059      	strne	r1, [r3, #4]
 8009dd4:	6863      	ldr	r3, [r4, #4]
 8009dd6:	bf08      	it	eq
 8009dd8:	f8c8 1000 	streq.w	r1, [r8]
 8009ddc:	5162      	str	r2, [r4, r5]
 8009dde:	604b      	str	r3, [r1, #4]
 8009de0:	4630      	mov	r0, r6
 8009de2:	f000 f82f 	bl	8009e44 <__malloc_unlock>
 8009de6:	f104 000b 	add.w	r0, r4, #11
 8009dea:	1d23      	adds	r3, r4, #4
 8009dec:	f020 0007 	bic.w	r0, r0, #7
 8009df0:	1ac2      	subs	r2, r0, r3
 8009df2:	bf1c      	itt	ne
 8009df4:	1a1b      	subne	r3, r3, r0
 8009df6:	50a3      	strne	r3, [r4, r2]
 8009df8:	e7af      	b.n	8009d5a <_malloc_r+0x22>
 8009dfa:	6862      	ldr	r2, [r4, #4]
 8009dfc:	42a3      	cmp	r3, r4
 8009dfe:	bf0c      	ite	eq
 8009e00:	f8c8 2000 	streq.w	r2, [r8]
 8009e04:	605a      	strne	r2, [r3, #4]
 8009e06:	e7eb      	b.n	8009de0 <_malloc_r+0xa8>
 8009e08:	4623      	mov	r3, r4
 8009e0a:	6864      	ldr	r4, [r4, #4]
 8009e0c:	e7ae      	b.n	8009d6c <_malloc_r+0x34>
 8009e0e:	463c      	mov	r4, r7
 8009e10:	687f      	ldr	r7, [r7, #4]
 8009e12:	e7b6      	b.n	8009d82 <_malloc_r+0x4a>
 8009e14:	461a      	mov	r2, r3
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	42a3      	cmp	r3, r4
 8009e1a:	d1fb      	bne.n	8009e14 <_malloc_r+0xdc>
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	6053      	str	r3, [r2, #4]
 8009e20:	e7de      	b.n	8009de0 <_malloc_r+0xa8>
 8009e22:	230c      	movs	r3, #12
 8009e24:	6033      	str	r3, [r6, #0]
 8009e26:	4630      	mov	r0, r6
 8009e28:	f000 f80c 	bl	8009e44 <__malloc_unlock>
 8009e2c:	e794      	b.n	8009d58 <_malloc_r+0x20>
 8009e2e:	6005      	str	r5, [r0, #0]
 8009e30:	e7d6      	b.n	8009de0 <_malloc_r+0xa8>
 8009e32:	bf00      	nop
 8009e34:	2000069c 	.word	0x2000069c

08009e38 <__malloc_lock>:
 8009e38:	4801      	ldr	r0, [pc, #4]	@ (8009e40 <__malloc_lock+0x8>)
 8009e3a:	f7ff b8a6 	b.w	8008f8a <__retarget_lock_acquire_recursive>
 8009e3e:	bf00      	nop
 8009e40:	20000694 	.word	0x20000694

08009e44 <__malloc_unlock>:
 8009e44:	4801      	ldr	r0, [pc, #4]	@ (8009e4c <__malloc_unlock+0x8>)
 8009e46:	f7ff b8a1 	b.w	8008f8c <__retarget_lock_release_recursive>
 8009e4a:	bf00      	nop
 8009e4c:	20000694 	.word	0x20000694

08009e50 <_Balloc>:
 8009e50:	b570      	push	{r4, r5, r6, lr}
 8009e52:	69c6      	ldr	r6, [r0, #28]
 8009e54:	4604      	mov	r4, r0
 8009e56:	460d      	mov	r5, r1
 8009e58:	b976      	cbnz	r6, 8009e78 <_Balloc+0x28>
 8009e5a:	2010      	movs	r0, #16
 8009e5c:	f7ff ff42 	bl	8009ce4 <malloc>
 8009e60:	4602      	mov	r2, r0
 8009e62:	61e0      	str	r0, [r4, #28]
 8009e64:	b920      	cbnz	r0, 8009e70 <_Balloc+0x20>
 8009e66:	4b18      	ldr	r3, [pc, #96]	@ (8009ec8 <_Balloc+0x78>)
 8009e68:	4818      	ldr	r0, [pc, #96]	@ (8009ecc <_Balloc+0x7c>)
 8009e6a:	216b      	movs	r1, #107	@ 0x6b
 8009e6c:	f001 fd74 	bl	800b958 <__assert_func>
 8009e70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e74:	6006      	str	r6, [r0, #0]
 8009e76:	60c6      	str	r6, [r0, #12]
 8009e78:	69e6      	ldr	r6, [r4, #28]
 8009e7a:	68f3      	ldr	r3, [r6, #12]
 8009e7c:	b183      	cbz	r3, 8009ea0 <_Balloc+0x50>
 8009e7e:	69e3      	ldr	r3, [r4, #28]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e86:	b9b8      	cbnz	r0, 8009eb8 <_Balloc+0x68>
 8009e88:	2101      	movs	r1, #1
 8009e8a:	fa01 f605 	lsl.w	r6, r1, r5
 8009e8e:	1d72      	adds	r2, r6, #5
 8009e90:	0092      	lsls	r2, r2, #2
 8009e92:	4620      	mov	r0, r4
 8009e94:	f001 fd7e 	bl	800b994 <_calloc_r>
 8009e98:	b160      	cbz	r0, 8009eb4 <_Balloc+0x64>
 8009e9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e9e:	e00e      	b.n	8009ebe <_Balloc+0x6e>
 8009ea0:	2221      	movs	r2, #33	@ 0x21
 8009ea2:	2104      	movs	r1, #4
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f001 fd75 	bl	800b994 <_calloc_r>
 8009eaa:	69e3      	ldr	r3, [r4, #28]
 8009eac:	60f0      	str	r0, [r6, #12]
 8009eae:	68db      	ldr	r3, [r3, #12]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d1e4      	bne.n	8009e7e <_Balloc+0x2e>
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	bd70      	pop	{r4, r5, r6, pc}
 8009eb8:	6802      	ldr	r2, [r0, #0]
 8009eba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ec4:	e7f7      	b.n	8009eb6 <_Balloc+0x66>
 8009ec6:	bf00      	nop
 8009ec8:	0800f67a 	.word	0x0800f67a
 8009ecc:	0800f6fa 	.word	0x0800f6fa

08009ed0 <_Bfree>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	69c6      	ldr	r6, [r0, #28]
 8009ed4:	4605      	mov	r5, r0
 8009ed6:	460c      	mov	r4, r1
 8009ed8:	b976      	cbnz	r6, 8009ef8 <_Bfree+0x28>
 8009eda:	2010      	movs	r0, #16
 8009edc:	f7ff ff02 	bl	8009ce4 <malloc>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	61e8      	str	r0, [r5, #28]
 8009ee4:	b920      	cbnz	r0, 8009ef0 <_Bfree+0x20>
 8009ee6:	4b09      	ldr	r3, [pc, #36]	@ (8009f0c <_Bfree+0x3c>)
 8009ee8:	4809      	ldr	r0, [pc, #36]	@ (8009f10 <_Bfree+0x40>)
 8009eea:	218f      	movs	r1, #143	@ 0x8f
 8009eec:	f001 fd34 	bl	800b958 <__assert_func>
 8009ef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ef4:	6006      	str	r6, [r0, #0]
 8009ef6:	60c6      	str	r6, [r0, #12]
 8009ef8:	b13c      	cbz	r4, 8009f0a <_Bfree+0x3a>
 8009efa:	69eb      	ldr	r3, [r5, #28]
 8009efc:	6862      	ldr	r2, [r4, #4]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f04:	6021      	str	r1, [r4, #0]
 8009f06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f0a:	bd70      	pop	{r4, r5, r6, pc}
 8009f0c:	0800f67a 	.word	0x0800f67a
 8009f10:	0800f6fa 	.word	0x0800f6fa

08009f14 <__multadd>:
 8009f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f18:	690d      	ldr	r5, [r1, #16]
 8009f1a:	4607      	mov	r7, r0
 8009f1c:	460c      	mov	r4, r1
 8009f1e:	461e      	mov	r6, r3
 8009f20:	f101 0c14 	add.w	ip, r1, #20
 8009f24:	2000      	movs	r0, #0
 8009f26:	f8dc 3000 	ldr.w	r3, [ip]
 8009f2a:	b299      	uxth	r1, r3
 8009f2c:	fb02 6101 	mla	r1, r2, r1, r6
 8009f30:	0c1e      	lsrs	r6, r3, #16
 8009f32:	0c0b      	lsrs	r3, r1, #16
 8009f34:	fb02 3306 	mla	r3, r2, r6, r3
 8009f38:	b289      	uxth	r1, r1
 8009f3a:	3001      	adds	r0, #1
 8009f3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f40:	4285      	cmp	r5, r0
 8009f42:	f84c 1b04 	str.w	r1, [ip], #4
 8009f46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f4a:	dcec      	bgt.n	8009f26 <__multadd+0x12>
 8009f4c:	b30e      	cbz	r6, 8009f92 <__multadd+0x7e>
 8009f4e:	68a3      	ldr	r3, [r4, #8]
 8009f50:	42ab      	cmp	r3, r5
 8009f52:	dc19      	bgt.n	8009f88 <__multadd+0x74>
 8009f54:	6861      	ldr	r1, [r4, #4]
 8009f56:	4638      	mov	r0, r7
 8009f58:	3101      	adds	r1, #1
 8009f5a:	f7ff ff79 	bl	8009e50 <_Balloc>
 8009f5e:	4680      	mov	r8, r0
 8009f60:	b928      	cbnz	r0, 8009f6e <__multadd+0x5a>
 8009f62:	4602      	mov	r2, r0
 8009f64:	4b0c      	ldr	r3, [pc, #48]	@ (8009f98 <__multadd+0x84>)
 8009f66:	480d      	ldr	r0, [pc, #52]	@ (8009f9c <__multadd+0x88>)
 8009f68:	21ba      	movs	r1, #186	@ 0xba
 8009f6a:	f001 fcf5 	bl	800b958 <__assert_func>
 8009f6e:	6922      	ldr	r2, [r4, #16]
 8009f70:	3202      	adds	r2, #2
 8009f72:	f104 010c 	add.w	r1, r4, #12
 8009f76:	0092      	lsls	r2, r2, #2
 8009f78:	300c      	adds	r0, #12
 8009f7a:	f001 fcd7 	bl	800b92c <memcpy>
 8009f7e:	4621      	mov	r1, r4
 8009f80:	4638      	mov	r0, r7
 8009f82:	f7ff ffa5 	bl	8009ed0 <_Bfree>
 8009f86:	4644      	mov	r4, r8
 8009f88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f8c:	3501      	adds	r5, #1
 8009f8e:	615e      	str	r6, [r3, #20]
 8009f90:	6125      	str	r5, [r4, #16]
 8009f92:	4620      	mov	r0, r4
 8009f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f98:	0800f6e9 	.word	0x0800f6e9
 8009f9c:	0800f6fa 	.word	0x0800f6fa

08009fa0 <__s2b>:
 8009fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	4615      	mov	r5, r2
 8009fa8:	461f      	mov	r7, r3
 8009faa:	2209      	movs	r2, #9
 8009fac:	3308      	adds	r3, #8
 8009fae:	4606      	mov	r6, r0
 8009fb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	db09      	blt.n	8009fd0 <__s2b+0x30>
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f7ff ff47 	bl	8009e50 <_Balloc>
 8009fc2:	b940      	cbnz	r0, 8009fd6 <__s2b+0x36>
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	4b19      	ldr	r3, [pc, #100]	@ (800a02c <__s2b+0x8c>)
 8009fc8:	4819      	ldr	r0, [pc, #100]	@ (800a030 <__s2b+0x90>)
 8009fca:	21d3      	movs	r1, #211	@ 0xd3
 8009fcc:	f001 fcc4 	bl	800b958 <__assert_func>
 8009fd0:	0052      	lsls	r2, r2, #1
 8009fd2:	3101      	adds	r1, #1
 8009fd4:	e7f0      	b.n	8009fb8 <__s2b+0x18>
 8009fd6:	9b08      	ldr	r3, [sp, #32]
 8009fd8:	6143      	str	r3, [r0, #20]
 8009fda:	2d09      	cmp	r5, #9
 8009fdc:	f04f 0301 	mov.w	r3, #1
 8009fe0:	6103      	str	r3, [r0, #16]
 8009fe2:	dd16      	ble.n	800a012 <__s2b+0x72>
 8009fe4:	f104 0909 	add.w	r9, r4, #9
 8009fe8:	46c8      	mov	r8, r9
 8009fea:	442c      	add	r4, r5
 8009fec:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ff0:	4601      	mov	r1, r0
 8009ff2:	3b30      	subs	r3, #48	@ 0x30
 8009ff4:	220a      	movs	r2, #10
 8009ff6:	4630      	mov	r0, r6
 8009ff8:	f7ff ff8c 	bl	8009f14 <__multadd>
 8009ffc:	45a0      	cmp	r8, r4
 8009ffe:	d1f5      	bne.n	8009fec <__s2b+0x4c>
 800a000:	f1a5 0408 	sub.w	r4, r5, #8
 800a004:	444c      	add	r4, r9
 800a006:	1b2d      	subs	r5, r5, r4
 800a008:	1963      	adds	r3, r4, r5
 800a00a:	42bb      	cmp	r3, r7
 800a00c:	db04      	blt.n	800a018 <__s2b+0x78>
 800a00e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a012:	340a      	adds	r4, #10
 800a014:	2509      	movs	r5, #9
 800a016:	e7f6      	b.n	800a006 <__s2b+0x66>
 800a018:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a01c:	4601      	mov	r1, r0
 800a01e:	3b30      	subs	r3, #48	@ 0x30
 800a020:	220a      	movs	r2, #10
 800a022:	4630      	mov	r0, r6
 800a024:	f7ff ff76 	bl	8009f14 <__multadd>
 800a028:	e7ee      	b.n	800a008 <__s2b+0x68>
 800a02a:	bf00      	nop
 800a02c:	0800f6e9 	.word	0x0800f6e9
 800a030:	0800f6fa 	.word	0x0800f6fa

0800a034 <__hi0bits>:
 800a034:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a038:	4603      	mov	r3, r0
 800a03a:	bf36      	itet	cc
 800a03c:	0403      	lslcc	r3, r0, #16
 800a03e:	2000      	movcs	r0, #0
 800a040:	2010      	movcc	r0, #16
 800a042:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a046:	bf3c      	itt	cc
 800a048:	021b      	lslcc	r3, r3, #8
 800a04a:	3008      	addcc	r0, #8
 800a04c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a050:	bf3c      	itt	cc
 800a052:	011b      	lslcc	r3, r3, #4
 800a054:	3004      	addcc	r0, #4
 800a056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a05a:	bf3c      	itt	cc
 800a05c:	009b      	lslcc	r3, r3, #2
 800a05e:	3002      	addcc	r0, #2
 800a060:	2b00      	cmp	r3, #0
 800a062:	db05      	blt.n	800a070 <__hi0bits+0x3c>
 800a064:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a068:	f100 0001 	add.w	r0, r0, #1
 800a06c:	bf08      	it	eq
 800a06e:	2020      	moveq	r0, #32
 800a070:	4770      	bx	lr

0800a072 <__lo0bits>:
 800a072:	6803      	ldr	r3, [r0, #0]
 800a074:	4602      	mov	r2, r0
 800a076:	f013 0007 	ands.w	r0, r3, #7
 800a07a:	d00b      	beq.n	800a094 <__lo0bits+0x22>
 800a07c:	07d9      	lsls	r1, r3, #31
 800a07e:	d421      	bmi.n	800a0c4 <__lo0bits+0x52>
 800a080:	0798      	lsls	r0, r3, #30
 800a082:	bf49      	itett	mi
 800a084:	085b      	lsrmi	r3, r3, #1
 800a086:	089b      	lsrpl	r3, r3, #2
 800a088:	2001      	movmi	r0, #1
 800a08a:	6013      	strmi	r3, [r2, #0]
 800a08c:	bf5c      	itt	pl
 800a08e:	6013      	strpl	r3, [r2, #0]
 800a090:	2002      	movpl	r0, #2
 800a092:	4770      	bx	lr
 800a094:	b299      	uxth	r1, r3
 800a096:	b909      	cbnz	r1, 800a09c <__lo0bits+0x2a>
 800a098:	0c1b      	lsrs	r3, r3, #16
 800a09a:	2010      	movs	r0, #16
 800a09c:	b2d9      	uxtb	r1, r3
 800a09e:	b909      	cbnz	r1, 800a0a4 <__lo0bits+0x32>
 800a0a0:	3008      	adds	r0, #8
 800a0a2:	0a1b      	lsrs	r3, r3, #8
 800a0a4:	0719      	lsls	r1, r3, #28
 800a0a6:	bf04      	itt	eq
 800a0a8:	091b      	lsreq	r3, r3, #4
 800a0aa:	3004      	addeq	r0, #4
 800a0ac:	0799      	lsls	r1, r3, #30
 800a0ae:	bf04      	itt	eq
 800a0b0:	089b      	lsreq	r3, r3, #2
 800a0b2:	3002      	addeq	r0, #2
 800a0b4:	07d9      	lsls	r1, r3, #31
 800a0b6:	d403      	bmi.n	800a0c0 <__lo0bits+0x4e>
 800a0b8:	085b      	lsrs	r3, r3, #1
 800a0ba:	f100 0001 	add.w	r0, r0, #1
 800a0be:	d003      	beq.n	800a0c8 <__lo0bits+0x56>
 800a0c0:	6013      	str	r3, [r2, #0]
 800a0c2:	4770      	bx	lr
 800a0c4:	2000      	movs	r0, #0
 800a0c6:	4770      	bx	lr
 800a0c8:	2020      	movs	r0, #32
 800a0ca:	4770      	bx	lr

0800a0cc <__i2b>:
 800a0cc:	b510      	push	{r4, lr}
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	2101      	movs	r1, #1
 800a0d2:	f7ff febd 	bl	8009e50 <_Balloc>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	b928      	cbnz	r0, 800a0e6 <__i2b+0x1a>
 800a0da:	4b05      	ldr	r3, [pc, #20]	@ (800a0f0 <__i2b+0x24>)
 800a0dc:	4805      	ldr	r0, [pc, #20]	@ (800a0f4 <__i2b+0x28>)
 800a0de:	f240 1145 	movw	r1, #325	@ 0x145
 800a0e2:	f001 fc39 	bl	800b958 <__assert_func>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	6144      	str	r4, [r0, #20]
 800a0ea:	6103      	str	r3, [r0, #16]
 800a0ec:	bd10      	pop	{r4, pc}
 800a0ee:	bf00      	nop
 800a0f0:	0800f6e9 	.word	0x0800f6e9
 800a0f4:	0800f6fa 	.word	0x0800f6fa

0800a0f8 <__multiply>:
 800a0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0fc:	4617      	mov	r7, r2
 800a0fe:	690a      	ldr	r2, [r1, #16]
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	429a      	cmp	r2, r3
 800a104:	bfa8      	it	ge
 800a106:	463b      	movge	r3, r7
 800a108:	4689      	mov	r9, r1
 800a10a:	bfa4      	itt	ge
 800a10c:	460f      	movge	r7, r1
 800a10e:	4699      	movge	r9, r3
 800a110:	693d      	ldr	r5, [r7, #16]
 800a112:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	6879      	ldr	r1, [r7, #4]
 800a11a:	eb05 060a 	add.w	r6, r5, sl
 800a11e:	42b3      	cmp	r3, r6
 800a120:	b085      	sub	sp, #20
 800a122:	bfb8      	it	lt
 800a124:	3101      	addlt	r1, #1
 800a126:	f7ff fe93 	bl	8009e50 <_Balloc>
 800a12a:	b930      	cbnz	r0, 800a13a <__multiply+0x42>
 800a12c:	4602      	mov	r2, r0
 800a12e:	4b41      	ldr	r3, [pc, #260]	@ (800a234 <__multiply+0x13c>)
 800a130:	4841      	ldr	r0, [pc, #260]	@ (800a238 <__multiply+0x140>)
 800a132:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a136:	f001 fc0f 	bl	800b958 <__assert_func>
 800a13a:	f100 0414 	add.w	r4, r0, #20
 800a13e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a142:	4623      	mov	r3, r4
 800a144:	2200      	movs	r2, #0
 800a146:	4573      	cmp	r3, lr
 800a148:	d320      	bcc.n	800a18c <__multiply+0x94>
 800a14a:	f107 0814 	add.w	r8, r7, #20
 800a14e:	f109 0114 	add.w	r1, r9, #20
 800a152:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a156:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a15a:	9302      	str	r3, [sp, #8]
 800a15c:	1beb      	subs	r3, r5, r7
 800a15e:	3b15      	subs	r3, #21
 800a160:	f023 0303 	bic.w	r3, r3, #3
 800a164:	3304      	adds	r3, #4
 800a166:	3715      	adds	r7, #21
 800a168:	42bd      	cmp	r5, r7
 800a16a:	bf38      	it	cc
 800a16c:	2304      	movcc	r3, #4
 800a16e:	9301      	str	r3, [sp, #4]
 800a170:	9b02      	ldr	r3, [sp, #8]
 800a172:	9103      	str	r1, [sp, #12]
 800a174:	428b      	cmp	r3, r1
 800a176:	d80c      	bhi.n	800a192 <__multiply+0x9a>
 800a178:	2e00      	cmp	r6, #0
 800a17a:	dd03      	ble.n	800a184 <__multiply+0x8c>
 800a17c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a180:	2b00      	cmp	r3, #0
 800a182:	d055      	beq.n	800a230 <__multiply+0x138>
 800a184:	6106      	str	r6, [r0, #16]
 800a186:	b005      	add	sp, #20
 800a188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a18c:	f843 2b04 	str.w	r2, [r3], #4
 800a190:	e7d9      	b.n	800a146 <__multiply+0x4e>
 800a192:	f8b1 a000 	ldrh.w	sl, [r1]
 800a196:	f1ba 0f00 	cmp.w	sl, #0
 800a19a:	d01f      	beq.n	800a1dc <__multiply+0xe4>
 800a19c:	46c4      	mov	ip, r8
 800a19e:	46a1      	mov	r9, r4
 800a1a0:	2700      	movs	r7, #0
 800a1a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1a6:	f8d9 3000 	ldr.w	r3, [r9]
 800a1aa:	fa1f fb82 	uxth.w	fp, r2
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a1b4:	443b      	add	r3, r7
 800a1b6:	f8d9 7000 	ldr.w	r7, [r9]
 800a1ba:	0c12      	lsrs	r2, r2, #16
 800a1bc:	0c3f      	lsrs	r7, r7, #16
 800a1be:	fb0a 7202 	mla	r2, sl, r2, r7
 800a1c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1cc:	4565      	cmp	r5, ip
 800a1ce:	f849 3b04 	str.w	r3, [r9], #4
 800a1d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a1d6:	d8e4      	bhi.n	800a1a2 <__multiply+0xaa>
 800a1d8:	9b01      	ldr	r3, [sp, #4]
 800a1da:	50e7      	str	r7, [r4, r3]
 800a1dc:	9b03      	ldr	r3, [sp, #12]
 800a1de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a1e2:	3104      	adds	r1, #4
 800a1e4:	f1b9 0f00 	cmp.w	r9, #0
 800a1e8:	d020      	beq.n	800a22c <__multiply+0x134>
 800a1ea:	6823      	ldr	r3, [r4, #0]
 800a1ec:	4647      	mov	r7, r8
 800a1ee:	46a4      	mov	ip, r4
 800a1f0:	f04f 0a00 	mov.w	sl, #0
 800a1f4:	f8b7 b000 	ldrh.w	fp, [r7]
 800a1f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a1fc:	fb09 220b 	mla	r2, r9, fp, r2
 800a200:	4452      	add	r2, sl
 800a202:	b29b      	uxth	r3, r3
 800a204:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a208:	f84c 3b04 	str.w	r3, [ip], #4
 800a20c:	f857 3b04 	ldr.w	r3, [r7], #4
 800a210:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a214:	f8bc 3000 	ldrh.w	r3, [ip]
 800a218:	fb09 330a 	mla	r3, r9, sl, r3
 800a21c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a220:	42bd      	cmp	r5, r7
 800a222:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a226:	d8e5      	bhi.n	800a1f4 <__multiply+0xfc>
 800a228:	9a01      	ldr	r2, [sp, #4]
 800a22a:	50a3      	str	r3, [r4, r2]
 800a22c:	3404      	adds	r4, #4
 800a22e:	e79f      	b.n	800a170 <__multiply+0x78>
 800a230:	3e01      	subs	r6, #1
 800a232:	e7a1      	b.n	800a178 <__multiply+0x80>
 800a234:	0800f6e9 	.word	0x0800f6e9
 800a238:	0800f6fa 	.word	0x0800f6fa

0800a23c <__pow5mult>:
 800a23c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a240:	4615      	mov	r5, r2
 800a242:	f012 0203 	ands.w	r2, r2, #3
 800a246:	4607      	mov	r7, r0
 800a248:	460e      	mov	r6, r1
 800a24a:	d007      	beq.n	800a25c <__pow5mult+0x20>
 800a24c:	4c25      	ldr	r4, [pc, #148]	@ (800a2e4 <__pow5mult+0xa8>)
 800a24e:	3a01      	subs	r2, #1
 800a250:	2300      	movs	r3, #0
 800a252:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a256:	f7ff fe5d 	bl	8009f14 <__multadd>
 800a25a:	4606      	mov	r6, r0
 800a25c:	10ad      	asrs	r5, r5, #2
 800a25e:	d03d      	beq.n	800a2dc <__pow5mult+0xa0>
 800a260:	69fc      	ldr	r4, [r7, #28]
 800a262:	b97c      	cbnz	r4, 800a284 <__pow5mult+0x48>
 800a264:	2010      	movs	r0, #16
 800a266:	f7ff fd3d 	bl	8009ce4 <malloc>
 800a26a:	4602      	mov	r2, r0
 800a26c:	61f8      	str	r0, [r7, #28]
 800a26e:	b928      	cbnz	r0, 800a27c <__pow5mult+0x40>
 800a270:	4b1d      	ldr	r3, [pc, #116]	@ (800a2e8 <__pow5mult+0xac>)
 800a272:	481e      	ldr	r0, [pc, #120]	@ (800a2ec <__pow5mult+0xb0>)
 800a274:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a278:	f001 fb6e 	bl	800b958 <__assert_func>
 800a27c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a280:	6004      	str	r4, [r0, #0]
 800a282:	60c4      	str	r4, [r0, #12]
 800a284:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a288:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a28c:	b94c      	cbnz	r4, 800a2a2 <__pow5mult+0x66>
 800a28e:	f240 2171 	movw	r1, #625	@ 0x271
 800a292:	4638      	mov	r0, r7
 800a294:	f7ff ff1a 	bl	800a0cc <__i2b>
 800a298:	2300      	movs	r3, #0
 800a29a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a29e:	4604      	mov	r4, r0
 800a2a0:	6003      	str	r3, [r0, #0]
 800a2a2:	f04f 0900 	mov.w	r9, #0
 800a2a6:	07eb      	lsls	r3, r5, #31
 800a2a8:	d50a      	bpl.n	800a2c0 <__pow5mult+0x84>
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	4622      	mov	r2, r4
 800a2ae:	4638      	mov	r0, r7
 800a2b0:	f7ff ff22 	bl	800a0f8 <__multiply>
 800a2b4:	4631      	mov	r1, r6
 800a2b6:	4680      	mov	r8, r0
 800a2b8:	4638      	mov	r0, r7
 800a2ba:	f7ff fe09 	bl	8009ed0 <_Bfree>
 800a2be:	4646      	mov	r6, r8
 800a2c0:	106d      	asrs	r5, r5, #1
 800a2c2:	d00b      	beq.n	800a2dc <__pow5mult+0xa0>
 800a2c4:	6820      	ldr	r0, [r4, #0]
 800a2c6:	b938      	cbnz	r0, 800a2d8 <__pow5mult+0x9c>
 800a2c8:	4622      	mov	r2, r4
 800a2ca:	4621      	mov	r1, r4
 800a2cc:	4638      	mov	r0, r7
 800a2ce:	f7ff ff13 	bl	800a0f8 <__multiply>
 800a2d2:	6020      	str	r0, [r4, #0]
 800a2d4:	f8c0 9000 	str.w	r9, [r0]
 800a2d8:	4604      	mov	r4, r0
 800a2da:	e7e4      	b.n	800a2a6 <__pow5mult+0x6a>
 800a2dc:	4630      	mov	r0, r6
 800a2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2e2:	bf00      	nop
 800a2e4:	0800f80c 	.word	0x0800f80c
 800a2e8:	0800f67a 	.word	0x0800f67a
 800a2ec:	0800f6fa 	.word	0x0800f6fa

0800a2f0 <__lshift>:
 800a2f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2f4:	460c      	mov	r4, r1
 800a2f6:	6849      	ldr	r1, [r1, #4]
 800a2f8:	6923      	ldr	r3, [r4, #16]
 800a2fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a2fe:	68a3      	ldr	r3, [r4, #8]
 800a300:	4607      	mov	r7, r0
 800a302:	4691      	mov	r9, r2
 800a304:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a308:	f108 0601 	add.w	r6, r8, #1
 800a30c:	42b3      	cmp	r3, r6
 800a30e:	db0b      	blt.n	800a328 <__lshift+0x38>
 800a310:	4638      	mov	r0, r7
 800a312:	f7ff fd9d 	bl	8009e50 <_Balloc>
 800a316:	4605      	mov	r5, r0
 800a318:	b948      	cbnz	r0, 800a32e <__lshift+0x3e>
 800a31a:	4602      	mov	r2, r0
 800a31c:	4b28      	ldr	r3, [pc, #160]	@ (800a3c0 <__lshift+0xd0>)
 800a31e:	4829      	ldr	r0, [pc, #164]	@ (800a3c4 <__lshift+0xd4>)
 800a320:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a324:	f001 fb18 	bl	800b958 <__assert_func>
 800a328:	3101      	adds	r1, #1
 800a32a:	005b      	lsls	r3, r3, #1
 800a32c:	e7ee      	b.n	800a30c <__lshift+0x1c>
 800a32e:	2300      	movs	r3, #0
 800a330:	f100 0114 	add.w	r1, r0, #20
 800a334:	f100 0210 	add.w	r2, r0, #16
 800a338:	4618      	mov	r0, r3
 800a33a:	4553      	cmp	r3, sl
 800a33c:	db33      	blt.n	800a3a6 <__lshift+0xb6>
 800a33e:	6920      	ldr	r0, [r4, #16]
 800a340:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a344:	f104 0314 	add.w	r3, r4, #20
 800a348:	f019 091f 	ands.w	r9, r9, #31
 800a34c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a350:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a354:	d02b      	beq.n	800a3ae <__lshift+0xbe>
 800a356:	f1c9 0e20 	rsb	lr, r9, #32
 800a35a:	468a      	mov	sl, r1
 800a35c:	2200      	movs	r2, #0
 800a35e:	6818      	ldr	r0, [r3, #0]
 800a360:	fa00 f009 	lsl.w	r0, r0, r9
 800a364:	4310      	orrs	r0, r2
 800a366:	f84a 0b04 	str.w	r0, [sl], #4
 800a36a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a36e:	459c      	cmp	ip, r3
 800a370:	fa22 f20e 	lsr.w	r2, r2, lr
 800a374:	d8f3      	bhi.n	800a35e <__lshift+0x6e>
 800a376:	ebac 0304 	sub.w	r3, ip, r4
 800a37a:	3b15      	subs	r3, #21
 800a37c:	f023 0303 	bic.w	r3, r3, #3
 800a380:	3304      	adds	r3, #4
 800a382:	f104 0015 	add.w	r0, r4, #21
 800a386:	4560      	cmp	r0, ip
 800a388:	bf88      	it	hi
 800a38a:	2304      	movhi	r3, #4
 800a38c:	50ca      	str	r2, [r1, r3]
 800a38e:	b10a      	cbz	r2, 800a394 <__lshift+0xa4>
 800a390:	f108 0602 	add.w	r6, r8, #2
 800a394:	3e01      	subs	r6, #1
 800a396:	4638      	mov	r0, r7
 800a398:	612e      	str	r6, [r5, #16]
 800a39a:	4621      	mov	r1, r4
 800a39c:	f7ff fd98 	bl	8009ed0 <_Bfree>
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	e7c5      	b.n	800a33a <__lshift+0x4a>
 800a3ae:	3904      	subs	r1, #4
 800a3b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3b8:	459c      	cmp	ip, r3
 800a3ba:	d8f9      	bhi.n	800a3b0 <__lshift+0xc0>
 800a3bc:	e7ea      	b.n	800a394 <__lshift+0xa4>
 800a3be:	bf00      	nop
 800a3c0:	0800f6e9 	.word	0x0800f6e9
 800a3c4:	0800f6fa 	.word	0x0800f6fa

0800a3c8 <__mcmp>:
 800a3c8:	690a      	ldr	r2, [r1, #16]
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	6900      	ldr	r0, [r0, #16]
 800a3ce:	1a80      	subs	r0, r0, r2
 800a3d0:	b530      	push	{r4, r5, lr}
 800a3d2:	d10e      	bne.n	800a3f2 <__mcmp+0x2a>
 800a3d4:	3314      	adds	r3, #20
 800a3d6:	3114      	adds	r1, #20
 800a3d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3e8:	4295      	cmp	r5, r2
 800a3ea:	d003      	beq.n	800a3f4 <__mcmp+0x2c>
 800a3ec:	d205      	bcs.n	800a3fa <__mcmp+0x32>
 800a3ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f2:	bd30      	pop	{r4, r5, pc}
 800a3f4:	42a3      	cmp	r3, r4
 800a3f6:	d3f3      	bcc.n	800a3e0 <__mcmp+0x18>
 800a3f8:	e7fb      	b.n	800a3f2 <__mcmp+0x2a>
 800a3fa:	2001      	movs	r0, #1
 800a3fc:	e7f9      	b.n	800a3f2 <__mcmp+0x2a>
	...

0800a400 <__mdiff>:
 800a400:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a404:	4689      	mov	r9, r1
 800a406:	4606      	mov	r6, r0
 800a408:	4611      	mov	r1, r2
 800a40a:	4648      	mov	r0, r9
 800a40c:	4614      	mov	r4, r2
 800a40e:	f7ff ffdb 	bl	800a3c8 <__mcmp>
 800a412:	1e05      	subs	r5, r0, #0
 800a414:	d112      	bne.n	800a43c <__mdiff+0x3c>
 800a416:	4629      	mov	r1, r5
 800a418:	4630      	mov	r0, r6
 800a41a:	f7ff fd19 	bl	8009e50 <_Balloc>
 800a41e:	4602      	mov	r2, r0
 800a420:	b928      	cbnz	r0, 800a42e <__mdiff+0x2e>
 800a422:	4b3f      	ldr	r3, [pc, #252]	@ (800a520 <__mdiff+0x120>)
 800a424:	f240 2137 	movw	r1, #567	@ 0x237
 800a428:	483e      	ldr	r0, [pc, #248]	@ (800a524 <__mdiff+0x124>)
 800a42a:	f001 fa95 	bl	800b958 <__assert_func>
 800a42e:	2301      	movs	r3, #1
 800a430:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a434:	4610      	mov	r0, r2
 800a436:	b003      	add	sp, #12
 800a438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a43c:	bfbc      	itt	lt
 800a43e:	464b      	movlt	r3, r9
 800a440:	46a1      	movlt	r9, r4
 800a442:	4630      	mov	r0, r6
 800a444:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a448:	bfba      	itte	lt
 800a44a:	461c      	movlt	r4, r3
 800a44c:	2501      	movlt	r5, #1
 800a44e:	2500      	movge	r5, #0
 800a450:	f7ff fcfe 	bl	8009e50 <_Balloc>
 800a454:	4602      	mov	r2, r0
 800a456:	b918      	cbnz	r0, 800a460 <__mdiff+0x60>
 800a458:	4b31      	ldr	r3, [pc, #196]	@ (800a520 <__mdiff+0x120>)
 800a45a:	f240 2145 	movw	r1, #581	@ 0x245
 800a45e:	e7e3      	b.n	800a428 <__mdiff+0x28>
 800a460:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a464:	6926      	ldr	r6, [r4, #16]
 800a466:	60c5      	str	r5, [r0, #12]
 800a468:	f109 0310 	add.w	r3, r9, #16
 800a46c:	f109 0514 	add.w	r5, r9, #20
 800a470:	f104 0e14 	add.w	lr, r4, #20
 800a474:	f100 0b14 	add.w	fp, r0, #20
 800a478:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a47c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a480:	9301      	str	r3, [sp, #4]
 800a482:	46d9      	mov	r9, fp
 800a484:	f04f 0c00 	mov.w	ip, #0
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a48e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a492:	9301      	str	r3, [sp, #4]
 800a494:	fa1f f38a 	uxth.w	r3, sl
 800a498:	4619      	mov	r1, r3
 800a49a:	b283      	uxth	r3, r0
 800a49c:	1acb      	subs	r3, r1, r3
 800a49e:	0c00      	lsrs	r0, r0, #16
 800a4a0:	4463      	add	r3, ip
 800a4a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a4a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a4b0:	4576      	cmp	r6, lr
 800a4b2:	f849 3b04 	str.w	r3, [r9], #4
 800a4b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4ba:	d8e5      	bhi.n	800a488 <__mdiff+0x88>
 800a4bc:	1b33      	subs	r3, r6, r4
 800a4be:	3b15      	subs	r3, #21
 800a4c0:	f023 0303 	bic.w	r3, r3, #3
 800a4c4:	3415      	adds	r4, #21
 800a4c6:	3304      	adds	r3, #4
 800a4c8:	42a6      	cmp	r6, r4
 800a4ca:	bf38      	it	cc
 800a4cc:	2304      	movcc	r3, #4
 800a4ce:	441d      	add	r5, r3
 800a4d0:	445b      	add	r3, fp
 800a4d2:	461e      	mov	r6, r3
 800a4d4:	462c      	mov	r4, r5
 800a4d6:	4544      	cmp	r4, r8
 800a4d8:	d30e      	bcc.n	800a4f8 <__mdiff+0xf8>
 800a4da:	f108 0103 	add.w	r1, r8, #3
 800a4de:	1b49      	subs	r1, r1, r5
 800a4e0:	f021 0103 	bic.w	r1, r1, #3
 800a4e4:	3d03      	subs	r5, #3
 800a4e6:	45a8      	cmp	r8, r5
 800a4e8:	bf38      	it	cc
 800a4ea:	2100      	movcc	r1, #0
 800a4ec:	440b      	add	r3, r1
 800a4ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4f2:	b191      	cbz	r1, 800a51a <__mdiff+0x11a>
 800a4f4:	6117      	str	r7, [r2, #16]
 800a4f6:	e79d      	b.n	800a434 <__mdiff+0x34>
 800a4f8:	f854 1b04 	ldr.w	r1, [r4], #4
 800a4fc:	46e6      	mov	lr, ip
 800a4fe:	0c08      	lsrs	r0, r1, #16
 800a500:	fa1c fc81 	uxtah	ip, ip, r1
 800a504:	4471      	add	r1, lr
 800a506:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a50a:	b289      	uxth	r1, r1
 800a50c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a510:	f846 1b04 	str.w	r1, [r6], #4
 800a514:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a518:	e7dd      	b.n	800a4d6 <__mdiff+0xd6>
 800a51a:	3f01      	subs	r7, #1
 800a51c:	e7e7      	b.n	800a4ee <__mdiff+0xee>
 800a51e:	bf00      	nop
 800a520:	0800f6e9 	.word	0x0800f6e9
 800a524:	0800f6fa 	.word	0x0800f6fa

0800a528 <__ulp>:
 800a528:	b082      	sub	sp, #8
 800a52a:	ed8d 0b00 	vstr	d0, [sp]
 800a52e:	9a01      	ldr	r2, [sp, #4]
 800a530:	4b0f      	ldr	r3, [pc, #60]	@ (800a570 <__ulp+0x48>)
 800a532:	4013      	ands	r3, r2
 800a534:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a538:	2b00      	cmp	r3, #0
 800a53a:	dc08      	bgt.n	800a54e <__ulp+0x26>
 800a53c:	425b      	negs	r3, r3
 800a53e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a542:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a546:	da04      	bge.n	800a552 <__ulp+0x2a>
 800a548:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a54c:	4113      	asrs	r3, r2
 800a54e:	2200      	movs	r2, #0
 800a550:	e008      	b.n	800a564 <__ulp+0x3c>
 800a552:	f1a2 0314 	sub.w	r3, r2, #20
 800a556:	2b1e      	cmp	r3, #30
 800a558:	bfda      	itte	le
 800a55a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a55e:	40da      	lsrle	r2, r3
 800a560:	2201      	movgt	r2, #1
 800a562:	2300      	movs	r3, #0
 800a564:	4619      	mov	r1, r3
 800a566:	4610      	mov	r0, r2
 800a568:	ec41 0b10 	vmov	d0, r0, r1
 800a56c:	b002      	add	sp, #8
 800a56e:	4770      	bx	lr
 800a570:	7ff00000 	.word	0x7ff00000

0800a574 <__b2d>:
 800a574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a578:	6906      	ldr	r6, [r0, #16]
 800a57a:	f100 0814 	add.w	r8, r0, #20
 800a57e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a582:	1f37      	subs	r7, r6, #4
 800a584:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a588:	4610      	mov	r0, r2
 800a58a:	f7ff fd53 	bl	800a034 <__hi0bits>
 800a58e:	f1c0 0320 	rsb	r3, r0, #32
 800a592:	280a      	cmp	r0, #10
 800a594:	600b      	str	r3, [r1, #0]
 800a596:	491b      	ldr	r1, [pc, #108]	@ (800a604 <__b2d+0x90>)
 800a598:	dc15      	bgt.n	800a5c6 <__b2d+0x52>
 800a59a:	f1c0 0c0b 	rsb	ip, r0, #11
 800a59e:	fa22 f30c 	lsr.w	r3, r2, ip
 800a5a2:	45b8      	cmp	r8, r7
 800a5a4:	ea43 0501 	orr.w	r5, r3, r1
 800a5a8:	bf34      	ite	cc
 800a5aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a5ae:	2300      	movcs	r3, #0
 800a5b0:	3015      	adds	r0, #21
 800a5b2:	fa02 f000 	lsl.w	r0, r2, r0
 800a5b6:	fa23 f30c 	lsr.w	r3, r3, ip
 800a5ba:	4303      	orrs	r3, r0
 800a5bc:	461c      	mov	r4, r3
 800a5be:	ec45 4b10 	vmov	d0, r4, r5
 800a5c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5c6:	45b8      	cmp	r8, r7
 800a5c8:	bf3a      	itte	cc
 800a5ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a5ce:	f1a6 0708 	subcc.w	r7, r6, #8
 800a5d2:	2300      	movcs	r3, #0
 800a5d4:	380b      	subs	r0, #11
 800a5d6:	d012      	beq.n	800a5fe <__b2d+0x8a>
 800a5d8:	f1c0 0120 	rsb	r1, r0, #32
 800a5dc:	fa23 f401 	lsr.w	r4, r3, r1
 800a5e0:	4082      	lsls	r2, r0
 800a5e2:	4322      	orrs	r2, r4
 800a5e4:	4547      	cmp	r7, r8
 800a5e6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a5ea:	bf8c      	ite	hi
 800a5ec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a5f0:	2200      	movls	r2, #0
 800a5f2:	4083      	lsls	r3, r0
 800a5f4:	40ca      	lsrs	r2, r1
 800a5f6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	e7de      	b.n	800a5bc <__b2d+0x48>
 800a5fe:	ea42 0501 	orr.w	r5, r2, r1
 800a602:	e7db      	b.n	800a5bc <__b2d+0x48>
 800a604:	3ff00000 	.word	0x3ff00000

0800a608 <__d2b>:
 800a608:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a60c:	460f      	mov	r7, r1
 800a60e:	2101      	movs	r1, #1
 800a610:	ec59 8b10 	vmov	r8, r9, d0
 800a614:	4616      	mov	r6, r2
 800a616:	f7ff fc1b 	bl	8009e50 <_Balloc>
 800a61a:	4604      	mov	r4, r0
 800a61c:	b930      	cbnz	r0, 800a62c <__d2b+0x24>
 800a61e:	4602      	mov	r2, r0
 800a620:	4b23      	ldr	r3, [pc, #140]	@ (800a6b0 <__d2b+0xa8>)
 800a622:	4824      	ldr	r0, [pc, #144]	@ (800a6b4 <__d2b+0xac>)
 800a624:	f240 310f 	movw	r1, #783	@ 0x30f
 800a628:	f001 f996 	bl	800b958 <__assert_func>
 800a62c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a630:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a634:	b10d      	cbz	r5, 800a63a <__d2b+0x32>
 800a636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a63a:	9301      	str	r3, [sp, #4]
 800a63c:	f1b8 0300 	subs.w	r3, r8, #0
 800a640:	d023      	beq.n	800a68a <__d2b+0x82>
 800a642:	4668      	mov	r0, sp
 800a644:	9300      	str	r3, [sp, #0]
 800a646:	f7ff fd14 	bl	800a072 <__lo0bits>
 800a64a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a64e:	b1d0      	cbz	r0, 800a686 <__d2b+0x7e>
 800a650:	f1c0 0320 	rsb	r3, r0, #32
 800a654:	fa02 f303 	lsl.w	r3, r2, r3
 800a658:	430b      	orrs	r3, r1
 800a65a:	40c2      	lsrs	r2, r0
 800a65c:	6163      	str	r3, [r4, #20]
 800a65e:	9201      	str	r2, [sp, #4]
 800a660:	9b01      	ldr	r3, [sp, #4]
 800a662:	61a3      	str	r3, [r4, #24]
 800a664:	2b00      	cmp	r3, #0
 800a666:	bf0c      	ite	eq
 800a668:	2201      	moveq	r2, #1
 800a66a:	2202      	movne	r2, #2
 800a66c:	6122      	str	r2, [r4, #16]
 800a66e:	b1a5      	cbz	r5, 800a69a <__d2b+0x92>
 800a670:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a674:	4405      	add	r5, r0
 800a676:	603d      	str	r5, [r7, #0]
 800a678:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a67c:	6030      	str	r0, [r6, #0]
 800a67e:	4620      	mov	r0, r4
 800a680:	b003      	add	sp, #12
 800a682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a686:	6161      	str	r1, [r4, #20]
 800a688:	e7ea      	b.n	800a660 <__d2b+0x58>
 800a68a:	a801      	add	r0, sp, #4
 800a68c:	f7ff fcf1 	bl	800a072 <__lo0bits>
 800a690:	9b01      	ldr	r3, [sp, #4]
 800a692:	6163      	str	r3, [r4, #20]
 800a694:	3020      	adds	r0, #32
 800a696:	2201      	movs	r2, #1
 800a698:	e7e8      	b.n	800a66c <__d2b+0x64>
 800a69a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a69e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a6a2:	6038      	str	r0, [r7, #0]
 800a6a4:	6918      	ldr	r0, [r3, #16]
 800a6a6:	f7ff fcc5 	bl	800a034 <__hi0bits>
 800a6aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a6ae:	e7e5      	b.n	800a67c <__d2b+0x74>
 800a6b0:	0800f6e9 	.word	0x0800f6e9
 800a6b4:	0800f6fa 	.word	0x0800f6fa

0800a6b8 <__ratio>:
 800a6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6bc:	b085      	sub	sp, #20
 800a6be:	e9cd 1000 	strd	r1, r0, [sp]
 800a6c2:	a902      	add	r1, sp, #8
 800a6c4:	f7ff ff56 	bl	800a574 <__b2d>
 800a6c8:	9800      	ldr	r0, [sp, #0]
 800a6ca:	a903      	add	r1, sp, #12
 800a6cc:	ec55 4b10 	vmov	r4, r5, d0
 800a6d0:	f7ff ff50 	bl	800a574 <__b2d>
 800a6d4:	9b01      	ldr	r3, [sp, #4]
 800a6d6:	6919      	ldr	r1, [r3, #16]
 800a6d8:	9b00      	ldr	r3, [sp, #0]
 800a6da:	691b      	ldr	r3, [r3, #16]
 800a6dc:	1ac9      	subs	r1, r1, r3
 800a6de:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a6e2:	1a9b      	subs	r3, r3, r2
 800a6e4:	ec5b ab10 	vmov	sl, fp, d0
 800a6e8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	bfce      	itee	gt
 800a6f0:	462a      	movgt	r2, r5
 800a6f2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a6f6:	465a      	movle	r2, fp
 800a6f8:	462f      	mov	r7, r5
 800a6fa:	46d9      	mov	r9, fp
 800a6fc:	bfcc      	ite	gt
 800a6fe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a702:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a706:	464b      	mov	r3, r9
 800a708:	4652      	mov	r2, sl
 800a70a:	4620      	mov	r0, r4
 800a70c:	4639      	mov	r1, r7
 800a70e:	f7f6 f89d 	bl	800084c <__aeabi_ddiv>
 800a712:	ec41 0b10 	vmov	d0, r0, r1
 800a716:	b005      	add	sp, #20
 800a718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a71c <__copybits>:
 800a71c:	3901      	subs	r1, #1
 800a71e:	b570      	push	{r4, r5, r6, lr}
 800a720:	1149      	asrs	r1, r1, #5
 800a722:	6914      	ldr	r4, [r2, #16]
 800a724:	3101      	adds	r1, #1
 800a726:	f102 0314 	add.w	r3, r2, #20
 800a72a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a72e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a732:	1f05      	subs	r5, r0, #4
 800a734:	42a3      	cmp	r3, r4
 800a736:	d30c      	bcc.n	800a752 <__copybits+0x36>
 800a738:	1aa3      	subs	r3, r4, r2
 800a73a:	3b11      	subs	r3, #17
 800a73c:	f023 0303 	bic.w	r3, r3, #3
 800a740:	3211      	adds	r2, #17
 800a742:	42a2      	cmp	r2, r4
 800a744:	bf88      	it	hi
 800a746:	2300      	movhi	r3, #0
 800a748:	4418      	add	r0, r3
 800a74a:	2300      	movs	r3, #0
 800a74c:	4288      	cmp	r0, r1
 800a74e:	d305      	bcc.n	800a75c <__copybits+0x40>
 800a750:	bd70      	pop	{r4, r5, r6, pc}
 800a752:	f853 6b04 	ldr.w	r6, [r3], #4
 800a756:	f845 6f04 	str.w	r6, [r5, #4]!
 800a75a:	e7eb      	b.n	800a734 <__copybits+0x18>
 800a75c:	f840 3b04 	str.w	r3, [r0], #4
 800a760:	e7f4      	b.n	800a74c <__copybits+0x30>

0800a762 <__any_on>:
 800a762:	f100 0214 	add.w	r2, r0, #20
 800a766:	6900      	ldr	r0, [r0, #16]
 800a768:	114b      	asrs	r3, r1, #5
 800a76a:	4298      	cmp	r0, r3
 800a76c:	b510      	push	{r4, lr}
 800a76e:	db11      	blt.n	800a794 <__any_on+0x32>
 800a770:	dd0a      	ble.n	800a788 <__any_on+0x26>
 800a772:	f011 011f 	ands.w	r1, r1, #31
 800a776:	d007      	beq.n	800a788 <__any_on+0x26>
 800a778:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a77c:	fa24 f001 	lsr.w	r0, r4, r1
 800a780:	fa00 f101 	lsl.w	r1, r0, r1
 800a784:	428c      	cmp	r4, r1
 800a786:	d10b      	bne.n	800a7a0 <__any_on+0x3e>
 800a788:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d803      	bhi.n	800a798 <__any_on+0x36>
 800a790:	2000      	movs	r0, #0
 800a792:	bd10      	pop	{r4, pc}
 800a794:	4603      	mov	r3, r0
 800a796:	e7f7      	b.n	800a788 <__any_on+0x26>
 800a798:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a79c:	2900      	cmp	r1, #0
 800a79e:	d0f5      	beq.n	800a78c <__any_on+0x2a>
 800a7a0:	2001      	movs	r0, #1
 800a7a2:	e7f6      	b.n	800a792 <__any_on+0x30>

0800a7a4 <sulp>:
 800a7a4:	b570      	push	{r4, r5, r6, lr}
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	460d      	mov	r5, r1
 800a7aa:	ec45 4b10 	vmov	d0, r4, r5
 800a7ae:	4616      	mov	r6, r2
 800a7b0:	f7ff feba 	bl	800a528 <__ulp>
 800a7b4:	ec51 0b10 	vmov	r0, r1, d0
 800a7b8:	b17e      	cbz	r6, 800a7da <sulp+0x36>
 800a7ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a7be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	dd09      	ble.n	800a7da <sulp+0x36>
 800a7c6:	051b      	lsls	r3, r3, #20
 800a7c8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a7cc:	2400      	movs	r4, #0
 800a7ce:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a7d2:	4622      	mov	r2, r4
 800a7d4:	462b      	mov	r3, r5
 800a7d6:	f7f5 ff0f 	bl	80005f8 <__aeabi_dmul>
 800a7da:	ec41 0b10 	vmov	d0, r0, r1
 800a7de:	bd70      	pop	{r4, r5, r6, pc}

0800a7e0 <_strtod_l>:
 800a7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e4:	b09f      	sub	sp, #124	@ 0x7c
 800a7e6:	460c      	mov	r4, r1
 800a7e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	921a      	str	r2, [sp, #104]	@ 0x68
 800a7ee:	9005      	str	r0, [sp, #20]
 800a7f0:	f04f 0a00 	mov.w	sl, #0
 800a7f4:	f04f 0b00 	mov.w	fp, #0
 800a7f8:	460a      	mov	r2, r1
 800a7fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7fc:	7811      	ldrb	r1, [r2, #0]
 800a7fe:	292b      	cmp	r1, #43	@ 0x2b
 800a800:	d04a      	beq.n	800a898 <_strtod_l+0xb8>
 800a802:	d838      	bhi.n	800a876 <_strtod_l+0x96>
 800a804:	290d      	cmp	r1, #13
 800a806:	d832      	bhi.n	800a86e <_strtod_l+0x8e>
 800a808:	2908      	cmp	r1, #8
 800a80a:	d832      	bhi.n	800a872 <_strtod_l+0x92>
 800a80c:	2900      	cmp	r1, #0
 800a80e:	d03b      	beq.n	800a888 <_strtod_l+0xa8>
 800a810:	2200      	movs	r2, #0
 800a812:	920e      	str	r2, [sp, #56]	@ 0x38
 800a814:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a816:	782a      	ldrb	r2, [r5, #0]
 800a818:	2a30      	cmp	r2, #48	@ 0x30
 800a81a:	f040 80b2 	bne.w	800a982 <_strtod_l+0x1a2>
 800a81e:	786a      	ldrb	r2, [r5, #1]
 800a820:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a824:	2a58      	cmp	r2, #88	@ 0x58
 800a826:	d16e      	bne.n	800a906 <_strtod_l+0x126>
 800a828:	9302      	str	r3, [sp, #8]
 800a82a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a82c:	9301      	str	r3, [sp, #4]
 800a82e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a830:	9300      	str	r3, [sp, #0]
 800a832:	4a8f      	ldr	r2, [pc, #572]	@ (800aa70 <_strtod_l+0x290>)
 800a834:	9805      	ldr	r0, [sp, #20]
 800a836:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a838:	a919      	add	r1, sp, #100	@ 0x64
 800a83a:	f001 f927 	bl	800ba8c <__gethex>
 800a83e:	f010 060f 	ands.w	r6, r0, #15
 800a842:	4604      	mov	r4, r0
 800a844:	d005      	beq.n	800a852 <_strtod_l+0x72>
 800a846:	2e06      	cmp	r6, #6
 800a848:	d128      	bne.n	800a89c <_strtod_l+0xbc>
 800a84a:	3501      	adds	r5, #1
 800a84c:	2300      	movs	r3, #0
 800a84e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a850:	930e      	str	r3, [sp, #56]	@ 0x38
 800a852:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a854:	2b00      	cmp	r3, #0
 800a856:	f040 858e 	bne.w	800b376 <_strtod_l+0xb96>
 800a85a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a85c:	b1cb      	cbz	r3, 800a892 <_strtod_l+0xb2>
 800a85e:	4652      	mov	r2, sl
 800a860:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a864:	ec43 2b10 	vmov	d0, r2, r3
 800a868:	b01f      	add	sp, #124	@ 0x7c
 800a86a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a86e:	2920      	cmp	r1, #32
 800a870:	d1ce      	bne.n	800a810 <_strtod_l+0x30>
 800a872:	3201      	adds	r2, #1
 800a874:	e7c1      	b.n	800a7fa <_strtod_l+0x1a>
 800a876:	292d      	cmp	r1, #45	@ 0x2d
 800a878:	d1ca      	bne.n	800a810 <_strtod_l+0x30>
 800a87a:	2101      	movs	r1, #1
 800a87c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a87e:	1c51      	adds	r1, r2, #1
 800a880:	9119      	str	r1, [sp, #100]	@ 0x64
 800a882:	7852      	ldrb	r2, [r2, #1]
 800a884:	2a00      	cmp	r2, #0
 800a886:	d1c5      	bne.n	800a814 <_strtod_l+0x34>
 800a888:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a88a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f040 8570 	bne.w	800b372 <_strtod_l+0xb92>
 800a892:	4652      	mov	r2, sl
 800a894:	465b      	mov	r3, fp
 800a896:	e7e5      	b.n	800a864 <_strtod_l+0x84>
 800a898:	2100      	movs	r1, #0
 800a89a:	e7ef      	b.n	800a87c <_strtod_l+0x9c>
 800a89c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a89e:	b13a      	cbz	r2, 800a8b0 <_strtod_l+0xd0>
 800a8a0:	2135      	movs	r1, #53	@ 0x35
 800a8a2:	a81c      	add	r0, sp, #112	@ 0x70
 800a8a4:	f7ff ff3a 	bl	800a71c <__copybits>
 800a8a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a8aa:	9805      	ldr	r0, [sp, #20]
 800a8ac:	f7ff fb10 	bl	8009ed0 <_Bfree>
 800a8b0:	3e01      	subs	r6, #1
 800a8b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a8b4:	2e04      	cmp	r6, #4
 800a8b6:	d806      	bhi.n	800a8c6 <_strtod_l+0xe6>
 800a8b8:	e8df f006 	tbb	[pc, r6]
 800a8bc:	201d0314 	.word	0x201d0314
 800a8c0:	14          	.byte	0x14
 800a8c1:	00          	.byte	0x00
 800a8c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a8c6:	05e1      	lsls	r1, r4, #23
 800a8c8:	bf48      	it	mi
 800a8ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a8ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8d2:	0d1b      	lsrs	r3, r3, #20
 800a8d4:	051b      	lsls	r3, r3, #20
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d1bb      	bne.n	800a852 <_strtod_l+0x72>
 800a8da:	f7fe fb2b 	bl	8008f34 <__errno>
 800a8de:	2322      	movs	r3, #34	@ 0x22
 800a8e0:	6003      	str	r3, [r0, #0]
 800a8e2:	e7b6      	b.n	800a852 <_strtod_l+0x72>
 800a8e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a8e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a8ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a8f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a8f4:	e7e7      	b.n	800a8c6 <_strtod_l+0xe6>
 800a8f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800aa78 <_strtod_l+0x298>
 800a8fa:	e7e4      	b.n	800a8c6 <_strtod_l+0xe6>
 800a8fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a900:	f04f 3aff 	mov.w	sl, #4294967295
 800a904:	e7df      	b.n	800a8c6 <_strtod_l+0xe6>
 800a906:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a908:	1c5a      	adds	r2, r3, #1
 800a90a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a90c:	785b      	ldrb	r3, [r3, #1]
 800a90e:	2b30      	cmp	r3, #48	@ 0x30
 800a910:	d0f9      	beq.n	800a906 <_strtod_l+0x126>
 800a912:	2b00      	cmp	r3, #0
 800a914:	d09d      	beq.n	800a852 <_strtod_l+0x72>
 800a916:	2301      	movs	r3, #1
 800a918:	2700      	movs	r7, #0
 800a91a:	9308      	str	r3, [sp, #32]
 800a91c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a91e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a920:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a922:	46b9      	mov	r9, r7
 800a924:	220a      	movs	r2, #10
 800a926:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a928:	7805      	ldrb	r5, [r0, #0]
 800a92a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a92e:	b2d9      	uxtb	r1, r3
 800a930:	2909      	cmp	r1, #9
 800a932:	d928      	bls.n	800a986 <_strtod_l+0x1a6>
 800a934:	494f      	ldr	r1, [pc, #316]	@ (800aa74 <_strtod_l+0x294>)
 800a936:	2201      	movs	r2, #1
 800a938:	f000 ffd6 	bl	800b8e8 <strncmp>
 800a93c:	2800      	cmp	r0, #0
 800a93e:	d032      	beq.n	800a9a6 <_strtod_l+0x1c6>
 800a940:	2000      	movs	r0, #0
 800a942:	462a      	mov	r2, r5
 800a944:	900a      	str	r0, [sp, #40]	@ 0x28
 800a946:	464d      	mov	r5, r9
 800a948:	4603      	mov	r3, r0
 800a94a:	2a65      	cmp	r2, #101	@ 0x65
 800a94c:	d001      	beq.n	800a952 <_strtod_l+0x172>
 800a94e:	2a45      	cmp	r2, #69	@ 0x45
 800a950:	d114      	bne.n	800a97c <_strtod_l+0x19c>
 800a952:	b91d      	cbnz	r5, 800a95c <_strtod_l+0x17c>
 800a954:	9a08      	ldr	r2, [sp, #32]
 800a956:	4302      	orrs	r2, r0
 800a958:	d096      	beq.n	800a888 <_strtod_l+0xa8>
 800a95a:	2500      	movs	r5, #0
 800a95c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a95e:	1c62      	adds	r2, r4, #1
 800a960:	9219      	str	r2, [sp, #100]	@ 0x64
 800a962:	7862      	ldrb	r2, [r4, #1]
 800a964:	2a2b      	cmp	r2, #43	@ 0x2b
 800a966:	d07a      	beq.n	800aa5e <_strtod_l+0x27e>
 800a968:	2a2d      	cmp	r2, #45	@ 0x2d
 800a96a:	d07e      	beq.n	800aa6a <_strtod_l+0x28a>
 800a96c:	f04f 0c00 	mov.w	ip, #0
 800a970:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a974:	2909      	cmp	r1, #9
 800a976:	f240 8085 	bls.w	800aa84 <_strtod_l+0x2a4>
 800a97a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a97c:	f04f 0800 	mov.w	r8, #0
 800a980:	e0a5      	b.n	800aace <_strtod_l+0x2ee>
 800a982:	2300      	movs	r3, #0
 800a984:	e7c8      	b.n	800a918 <_strtod_l+0x138>
 800a986:	f1b9 0f08 	cmp.w	r9, #8
 800a98a:	bfd8      	it	le
 800a98c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a98e:	f100 0001 	add.w	r0, r0, #1
 800a992:	bfda      	itte	le
 800a994:	fb02 3301 	mlale	r3, r2, r1, r3
 800a998:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a99a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a99e:	f109 0901 	add.w	r9, r9, #1
 800a9a2:	9019      	str	r0, [sp, #100]	@ 0x64
 800a9a4:	e7bf      	b.n	800a926 <_strtod_l+0x146>
 800a9a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9ac:	785a      	ldrb	r2, [r3, #1]
 800a9ae:	f1b9 0f00 	cmp.w	r9, #0
 800a9b2:	d03b      	beq.n	800aa2c <_strtod_l+0x24c>
 800a9b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9b6:	464d      	mov	r5, r9
 800a9b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a9bc:	2b09      	cmp	r3, #9
 800a9be:	d912      	bls.n	800a9e6 <_strtod_l+0x206>
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	e7c2      	b.n	800a94a <_strtod_l+0x16a>
 800a9c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9c6:	1c5a      	adds	r2, r3, #1
 800a9c8:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9ca:	785a      	ldrb	r2, [r3, #1]
 800a9cc:	3001      	adds	r0, #1
 800a9ce:	2a30      	cmp	r2, #48	@ 0x30
 800a9d0:	d0f8      	beq.n	800a9c4 <_strtod_l+0x1e4>
 800a9d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a9d6:	2b08      	cmp	r3, #8
 800a9d8:	f200 84d2 	bhi.w	800b380 <_strtod_l+0xba0>
 800a9dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9de:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9e0:	2000      	movs	r0, #0
 800a9e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9e4:	4605      	mov	r5, r0
 800a9e6:	3a30      	subs	r2, #48	@ 0x30
 800a9e8:	f100 0301 	add.w	r3, r0, #1
 800a9ec:	d018      	beq.n	800aa20 <_strtod_l+0x240>
 800a9ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a9f0:	4419      	add	r1, r3
 800a9f2:	910a      	str	r1, [sp, #40]	@ 0x28
 800a9f4:	462e      	mov	r6, r5
 800a9f6:	f04f 0e0a 	mov.w	lr, #10
 800a9fa:	1c71      	adds	r1, r6, #1
 800a9fc:	eba1 0c05 	sub.w	ip, r1, r5
 800aa00:	4563      	cmp	r3, ip
 800aa02:	dc15      	bgt.n	800aa30 <_strtod_l+0x250>
 800aa04:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800aa08:	182b      	adds	r3, r5, r0
 800aa0a:	2b08      	cmp	r3, #8
 800aa0c:	f105 0501 	add.w	r5, r5, #1
 800aa10:	4405      	add	r5, r0
 800aa12:	dc1a      	bgt.n	800aa4a <_strtod_l+0x26a>
 800aa14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa16:	230a      	movs	r3, #10
 800aa18:	fb03 2301 	mla	r3, r3, r1, r2
 800aa1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa1e:	2300      	movs	r3, #0
 800aa20:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa22:	1c51      	adds	r1, r2, #1
 800aa24:	9119      	str	r1, [sp, #100]	@ 0x64
 800aa26:	7852      	ldrb	r2, [r2, #1]
 800aa28:	4618      	mov	r0, r3
 800aa2a:	e7c5      	b.n	800a9b8 <_strtod_l+0x1d8>
 800aa2c:	4648      	mov	r0, r9
 800aa2e:	e7ce      	b.n	800a9ce <_strtod_l+0x1ee>
 800aa30:	2e08      	cmp	r6, #8
 800aa32:	dc05      	bgt.n	800aa40 <_strtod_l+0x260>
 800aa34:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800aa36:	fb0e f606 	mul.w	r6, lr, r6
 800aa3a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800aa3c:	460e      	mov	r6, r1
 800aa3e:	e7dc      	b.n	800a9fa <_strtod_l+0x21a>
 800aa40:	2910      	cmp	r1, #16
 800aa42:	bfd8      	it	le
 800aa44:	fb0e f707 	mulle.w	r7, lr, r7
 800aa48:	e7f8      	b.n	800aa3c <_strtod_l+0x25c>
 800aa4a:	2b0f      	cmp	r3, #15
 800aa4c:	bfdc      	itt	le
 800aa4e:	230a      	movle	r3, #10
 800aa50:	fb03 2707 	mlale	r7, r3, r7, r2
 800aa54:	e7e3      	b.n	800aa1e <_strtod_l+0x23e>
 800aa56:	2300      	movs	r3, #0
 800aa58:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e77a      	b.n	800a954 <_strtod_l+0x174>
 800aa5e:	f04f 0c00 	mov.w	ip, #0
 800aa62:	1ca2      	adds	r2, r4, #2
 800aa64:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa66:	78a2      	ldrb	r2, [r4, #2]
 800aa68:	e782      	b.n	800a970 <_strtod_l+0x190>
 800aa6a:	f04f 0c01 	mov.w	ip, #1
 800aa6e:	e7f8      	b.n	800aa62 <_strtod_l+0x282>
 800aa70:	0800f91c 	.word	0x0800f91c
 800aa74:	0800f753 	.word	0x0800f753
 800aa78:	7ff00000 	.word	0x7ff00000
 800aa7c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa7e:	1c51      	adds	r1, r2, #1
 800aa80:	9119      	str	r1, [sp, #100]	@ 0x64
 800aa82:	7852      	ldrb	r2, [r2, #1]
 800aa84:	2a30      	cmp	r2, #48	@ 0x30
 800aa86:	d0f9      	beq.n	800aa7c <_strtod_l+0x29c>
 800aa88:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aa8c:	2908      	cmp	r1, #8
 800aa8e:	f63f af75 	bhi.w	800a97c <_strtod_l+0x19c>
 800aa92:	3a30      	subs	r2, #48	@ 0x30
 800aa94:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa98:	920f      	str	r2, [sp, #60]	@ 0x3c
 800aa9a:	f04f 080a 	mov.w	r8, #10
 800aa9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aaa0:	1c56      	adds	r6, r2, #1
 800aaa2:	9619      	str	r6, [sp, #100]	@ 0x64
 800aaa4:	7852      	ldrb	r2, [r2, #1]
 800aaa6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800aaaa:	f1be 0f09 	cmp.w	lr, #9
 800aaae:	d939      	bls.n	800ab24 <_strtod_l+0x344>
 800aab0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aab2:	1a76      	subs	r6, r6, r1
 800aab4:	2e08      	cmp	r6, #8
 800aab6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800aaba:	dc03      	bgt.n	800aac4 <_strtod_l+0x2e4>
 800aabc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aabe:	4588      	cmp	r8, r1
 800aac0:	bfa8      	it	ge
 800aac2:	4688      	movge	r8, r1
 800aac4:	f1bc 0f00 	cmp.w	ip, #0
 800aac8:	d001      	beq.n	800aace <_strtod_l+0x2ee>
 800aaca:	f1c8 0800 	rsb	r8, r8, #0
 800aace:	2d00      	cmp	r5, #0
 800aad0:	d14e      	bne.n	800ab70 <_strtod_l+0x390>
 800aad2:	9908      	ldr	r1, [sp, #32]
 800aad4:	4308      	orrs	r0, r1
 800aad6:	f47f aebc 	bne.w	800a852 <_strtod_l+0x72>
 800aada:	2b00      	cmp	r3, #0
 800aadc:	f47f aed4 	bne.w	800a888 <_strtod_l+0xa8>
 800aae0:	2a69      	cmp	r2, #105	@ 0x69
 800aae2:	d028      	beq.n	800ab36 <_strtod_l+0x356>
 800aae4:	dc25      	bgt.n	800ab32 <_strtod_l+0x352>
 800aae6:	2a49      	cmp	r2, #73	@ 0x49
 800aae8:	d025      	beq.n	800ab36 <_strtod_l+0x356>
 800aaea:	2a4e      	cmp	r2, #78	@ 0x4e
 800aaec:	f47f aecc 	bne.w	800a888 <_strtod_l+0xa8>
 800aaf0:	499a      	ldr	r1, [pc, #616]	@ (800ad5c <_strtod_l+0x57c>)
 800aaf2:	a819      	add	r0, sp, #100	@ 0x64
 800aaf4:	f001 f9ec 	bl	800bed0 <__match>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	f43f aec5 	beq.w	800a888 <_strtod_l+0xa8>
 800aafe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	2b28      	cmp	r3, #40	@ 0x28
 800ab04:	d12e      	bne.n	800ab64 <_strtod_l+0x384>
 800ab06:	4996      	ldr	r1, [pc, #600]	@ (800ad60 <_strtod_l+0x580>)
 800ab08:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab0a:	a819      	add	r0, sp, #100	@ 0x64
 800ab0c:	f001 f9f4 	bl	800bef8 <__hexnan>
 800ab10:	2805      	cmp	r0, #5
 800ab12:	d127      	bne.n	800ab64 <_strtod_l+0x384>
 800ab14:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ab16:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ab1a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ab1e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ab22:	e696      	b.n	800a852 <_strtod_l+0x72>
 800ab24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab26:	fb08 2101 	mla	r1, r8, r1, r2
 800ab2a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ab2e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab30:	e7b5      	b.n	800aa9e <_strtod_l+0x2be>
 800ab32:	2a6e      	cmp	r2, #110	@ 0x6e
 800ab34:	e7da      	b.n	800aaec <_strtod_l+0x30c>
 800ab36:	498b      	ldr	r1, [pc, #556]	@ (800ad64 <_strtod_l+0x584>)
 800ab38:	a819      	add	r0, sp, #100	@ 0x64
 800ab3a:	f001 f9c9 	bl	800bed0 <__match>
 800ab3e:	2800      	cmp	r0, #0
 800ab40:	f43f aea2 	beq.w	800a888 <_strtod_l+0xa8>
 800ab44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab46:	4988      	ldr	r1, [pc, #544]	@ (800ad68 <_strtod_l+0x588>)
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	a819      	add	r0, sp, #100	@ 0x64
 800ab4c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ab4e:	f001 f9bf 	bl	800bed0 <__match>
 800ab52:	b910      	cbnz	r0, 800ab5a <_strtod_l+0x37a>
 800ab54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab56:	3301      	adds	r3, #1
 800ab58:	9319      	str	r3, [sp, #100]	@ 0x64
 800ab5a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ad78 <_strtod_l+0x598>
 800ab5e:	f04f 0a00 	mov.w	sl, #0
 800ab62:	e676      	b.n	800a852 <_strtod_l+0x72>
 800ab64:	4881      	ldr	r0, [pc, #516]	@ (800ad6c <_strtod_l+0x58c>)
 800ab66:	f000 feef 	bl	800b948 <nan>
 800ab6a:	ec5b ab10 	vmov	sl, fp, d0
 800ab6e:	e670      	b.n	800a852 <_strtod_l+0x72>
 800ab70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab72:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ab74:	eba8 0303 	sub.w	r3, r8, r3
 800ab78:	f1b9 0f00 	cmp.w	r9, #0
 800ab7c:	bf08      	it	eq
 800ab7e:	46a9      	moveq	r9, r5
 800ab80:	2d10      	cmp	r5, #16
 800ab82:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab84:	462c      	mov	r4, r5
 800ab86:	bfa8      	it	ge
 800ab88:	2410      	movge	r4, #16
 800ab8a:	f7f5 fcbb 	bl	8000504 <__aeabi_ui2d>
 800ab8e:	2d09      	cmp	r5, #9
 800ab90:	4682      	mov	sl, r0
 800ab92:	468b      	mov	fp, r1
 800ab94:	dc13      	bgt.n	800abbe <_strtod_l+0x3de>
 800ab96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	f43f ae5a 	beq.w	800a852 <_strtod_l+0x72>
 800ab9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba0:	dd78      	ble.n	800ac94 <_strtod_l+0x4b4>
 800aba2:	2b16      	cmp	r3, #22
 800aba4:	dc5f      	bgt.n	800ac66 <_strtod_l+0x486>
 800aba6:	4972      	ldr	r1, [pc, #456]	@ (800ad70 <_strtod_l+0x590>)
 800aba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800abac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abb0:	4652      	mov	r2, sl
 800abb2:	465b      	mov	r3, fp
 800abb4:	f7f5 fd20 	bl	80005f8 <__aeabi_dmul>
 800abb8:	4682      	mov	sl, r0
 800abba:	468b      	mov	fp, r1
 800abbc:	e649      	b.n	800a852 <_strtod_l+0x72>
 800abbe:	4b6c      	ldr	r3, [pc, #432]	@ (800ad70 <_strtod_l+0x590>)
 800abc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800abc4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800abc8:	f7f5 fd16 	bl	80005f8 <__aeabi_dmul>
 800abcc:	4682      	mov	sl, r0
 800abce:	4638      	mov	r0, r7
 800abd0:	468b      	mov	fp, r1
 800abd2:	f7f5 fc97 	bl	8000504 <__aeabi_ui2d>
 800abd6:	4602      	mov	r2, r0
 800abd8:	460b      	mov	r3, r1
 800abda:	4650      	mov	r0, sl
 800abdc:	4659      	mov	r1, fp
 800abde:	f7f5 fb55 	bl	800028c <__adddf3>
 800abe2:	2d0f      	cmp	r5, #15
 800abe4:	4682      	mov	sl, r0
 800abe6:	468b      	mov	fp, r1
 800abe8:	ddd5      	ble.n	800ab96 <_strtod_l+0x3b6>
 800abea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abec:	1b2c      	subs	r4, r5, r4
 800abee:	441c      	add	r4, r3
 800abf0:	2c00      	cmp	r4, #0
 800abf2:	f340 8093 	ble.w	800ad1c <_strtod_l+0x53c>
 800abf6:	f014 030f 	ands.w	r3, r4, #15
 800abfa:	d00a      	beq.n	800ac12 <_strtod_l+0x432>
 800abfc:	495c      	ldr	r1, [pc, #368]	@ (800ad70 <_strtod_l+0x590>)
 800abfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac02:	4652      	mov	r2, sl
 800ac04:	465b      	mov	r3, fp
 800ac06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac0a:	f7f5 fcf5 	bl	80005f8 <__aeabi_dmul>
 800ac0e:	4682      	mov	sl, r0
 800ac10:	468b      	mov	fp, r1
 800ac12:	f034 040f 	bics.w	r4, r4, #15
 800ac16:	d073      	beq.n	800ad00 <_strtod_l+0x520>
 800ac18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ac1c:	dd49      	ble.n	800acb2 <_strtod_l+0x4d2>
 800ac1e:	2400      	movs	r4, #0
 800ac20:	46a0      	mov	r8, r4
 800ac22:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ac24:	46a1      	mov	r9, r4
 800ac26:	9a05      	ldr	r2, [sp, #20]
 800ac28:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ad78 <_strtod_l+0x598>
 800ac2c:	2322      	movs	r3, #34	@ 0x22
 800ac2e:	6013      	str	r3, [r2, #0]
 800ac30:	f04f 0a00 	mov.w	sl, #0
 800ac34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	f43f ae0b 	beq.w	800a852 <_strtod_l+0x72>
 800ac3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac3e:	9805      	ldr	r0, [sp, #20]
 800ac40:	f7ff f946 	bl	8009ed0 <_Bfree>
 800ac44:	9805      	ldr	r0, [sp, #20]
 800ac46:	4649      	mov	r1, r9
 800ac48:	f7ff f942 	bl	8009ed0 <_Bfree>
 800ac4c:	9805      	ldr	r0, [sp, #20]
 800ac4e:	4641      	mov	r1, r8
 800ac50:	f7ff f93e 	bl	8009ed0 <_Bfree>
 800ac54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac56:	9805      	ldr	r0, [sp, #20]
 800ac58:	f7ff f93a 	bl	8009ed0 <_Bfree>
 800ac5c:	9805      	ldr	r0, [sp, #20]
 800ac5e:	4621      	mov	r1, r4
 800ac60:	f7ff f936 	bl	8009ed0 <_Bfree>
 800ac64:	e5f5      	b.n	800a852 <_strtod_l+0x72>
 800ac66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	dbbc      	blt.n	800abea <_strtod_l+0x40a>
 800ac70:	4c3f      	ldr	r4, [pc, #252]	@ (800ad70 <_strtod_l+0x590>)
 800ac72:	f1c5 050f 	rsb	r5, r5, #15
 800ac76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ac7a:	4652      	mov	r2, sl
 800ac7c:	465b      	mov	r3, fp
 800ac7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac82:	f7f5 fcb9 	bl	80005f8 <__aeabi_dmul>
 800ac86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac88:	1b5d      	subs	r5, r3, r5
 800ac8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ac8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac92:	e78f      	b.n	800abb4 <_strtod_l+0x3d4>
 800ac94:	3316      	adds	r3, #22
 800ac96:	dba8      	blt.n	800abea <_strtod_l+0x40a>
 800ac98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac9a:	eba3 0808 	sub.w	r8, r3, r8
 800ac9e:	4b34      	ldr	r3, [pc, #208]	@ (800ad70 <_strtod_l+0x590>)
 800aca0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800aca4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800aca8:	4650      	mov	r0, sl
 800acaa:	4659      	mov	r1, fp
 800acac:	f7f5 fdce 	bl	800084c <__aeabi_ddiv>
 800acb0:	e782      	b.n	800abb8 <_strtod_l+0x3d8>
 800acb2:	2300      	movs	r3, #0
 800acb4:	4f2f      	ldr	r7, [pc, #188]	@ (800ad74 <_strtod_l+0x594>)
 800acb6:	1124      	asrs	r4, r4, #4
 800acb8:	4650      	mov	r0, sl
 800acba:	4659      	mov	r1, fp
 800acbc:	461e      	mov	r6, r3
 800acbe:	2c01      	cmp	r4, #1
 800acc0:	dc21      	bgt.n	800ad06 <_strtod_l+0x526>
 800acc2:	b10b      	cbz	r3, 800acc8 <_strtod_l+0x4e8>
 800acc4:	4682      	mov	sl, r0
 800acc6:	468b      	mov	fp, r1
 800acc8:	492a      	ldr	r1, [pc, #168]	@ (800ad74 <_strtod_l+0x594>)
 800acca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800acce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800acd2:	4652      	mov	r2, sl
 800acd4:	465b      	mov	r3, fp
 800acd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acda:	f7f5 fc8d 	bl	80005f8 <__aeabi_dmul>
 800acde:	4b26      	ldr	r3, [pc, #152]	@ (800ad78 <_strtod_l+0x598>)
 800ace0:	460a      	mov	r2, r1
 800ace2:	400b      	ands	r3, r1
 800ace4:	4925      	ldr	r1, [pc, #148]	@ (800ad7c <_strtod_l+0x59c>)
 800ace6:	428b      	cmp	r3, r1
 800ace8:	4682      	mov	sl, r0
 800acea:	d898      	bhi.n	800ac1e <_strtod_l+0x43e>
 800acec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800acf0:	428b      	cmp	r3, r1
 800acf2:	bf86      	itte	hi
 800acf4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ad80 <_strtod_l+0x5a0>
 800acf8:	f04f 3aff 	movhi.w	sl, #4294967295
 800acfc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ad00:	2300      	movs	r3, #0
 800ad02:	9308      	str	r3, [sp, #32]
 800ad04:	e076      	b.n	800adf4 <_strtod_l+0x614>
 800ad06:	07e2      	lsls	r2, r4, #31
 800ad08:	d504      	bpl.n	800ad14 <_strtod_l+0x534>
 800ad0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad0e:	f7f5 fc73 	bl	80005f8 <__aeabi_dmul>
 800ad12:	2301      	movs	r3, #1
 800ad14:	3601      	adds	r6, #1
 800ad16:	1064      	asrs	r4, r4, #1
 800ad18:	3708      	adds	r7, #8
 800ad1a:	e7d0      	b.n	800acbe <_strtod_l+0x4de>
 800ad1c:	d0f0      	beq.n	800ad00 <_strtod_l+0x520>
 800ad1e:	4264      	negs	r4, r4
 800ad20:	f014 020f 	ands.w	r2, r4, #15
 800ad24:	d00a      	beq.n	800ad3c <_strtod_l+0x55c>
 800ad26:	4b12      	ldr	r3, [pc, #72]	@ (800ad70 <_strtod_l+0x590>)
 800ad28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad2c:	4650      	mov	r0, sl
 800ad2e:	4659      	mov	r1, fp
 800ad30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad34:	f7f5 fd8a 	bl	800084c <__aeabi_ddiv>
 800ad38:	4682      	mov	sl, r0
 800ad3a:	468b      	mov	fp, r1
 800ad3c:	1124      	asrs	r4, r4, #4
 800ad3e:	d0df      	beq.n	800ad00 <_strtod_l+0x520>
 800ad40:	2c1f      	cmp	r4, #31
 800ad42:	dd1f      	ble.n	800ad84 <_strtod_l+0x5a4>
 800ad44:	2400      	movs	r4, #0
 800ad46:	46a0      	mov	r8, r4
 800ad48:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ad4a:	46a1      	mov	r9, r4
 800ad4c:	9a05      	ldr	r2, [sp, #20]
 800ad4e:	2322      	movs	r3, #34	@ 0x22
 800ad50:	f04f 0a00 	mov.w	sl, #0
 800ad54:	f04f 0b00 	mov.w	fp, #0
 800ad58:	6013      	str	r3, [r2, #0]
 800ad5a:	e76b      	b.n	800ac34 <_strtod_l+0x454>
 800ad5c:	0800f641 	.word	0x0800f641
 800ad60:	0800f908 	.word	0x0800f908
 800ad64:	0800f639 	.word	0x0800f639
 800ad68:	0800f670 	.word	0x0800f670
 800ad6c:	0800f7a9 	.word	0x0800f7a9
 800ad70:	0800f840 	.word	0x0800f840
 800ad74:	0800f818 	.word	0x0800f818
 800ad78:	7ff00000 	.word	0x7ff00000
 800ad7c:	7ca00000 	.word	0x7ca00000
 800ad80:	7fefffff 	.word	0x7fefffff
 800ad84:	f014 0310 	ands.w	r3, r4, #16
 800ad88:	bf18      	it	ne
 800ad8a:	236a      	movne	r3, #106	@ 0x6a
 800ad8c:	4ea9      	ldr	r6, [pc, #676]	@ (800b034 <_strtod_l+0x854>)
 800ad8e:	9308      	str	r3, [sp, #32]
 800ad90:	4650      	mov	r0, sl
 800ad92:	4659      	mov	r1, fp
 800ad94:	2300      	movs	r3, #0
 800ad96:	07e7      	lsls	r7, r4, #31
 800ad98:	d504      	bpl.n	800ada4 <_strtod_l+0x5c4>
 800ad9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ad9e:	f7f5 fc2b 	bl	80005f8 <__aeabi_dmul>
 800ada2:	2301      	movs	r3, #1
 800ada4:	1064      	asrs	r4, r4, #1
 800ada6:	f106 0608 	add.w	r6, r6, #8
 800adaa:	d1f4      	bne.n	800ad96 <_strtod_l+0x5b6>
 800adac:	b10b      	cbz	r3, 800adb2 <_strtod_l+0x5d2>
 800adae:	4682      	mov	sl, r0
 800adb0:	468b      	mov	fp, r1
 800adb2:	9b08      	ldr	r3, [sp, #32]
 800adb4:	b1b3      	cbz	r3, 800ade4 <_strtod_l+0x604>
 800adb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800adba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	4659      	mov	r1, fp
 800adc2:	dd0f      	ble.n	800ade4 <_strtod_l+0x604>
 800adc4:	2b1f      	cmp	r3, #31
 800adc6:	dd56      	ble.n	800ae76 <_strtod_l+0x696>
 800adc8:	2b34      	cmp	r3, #52	@ 0x34
 800adca:	bfde      	ittt	le
 800adcc:	f04f 33ff 	movle.w	r3, #4294967295
 800add0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800add4:	4093      	lslle	r3, r2
 800add6:	f04f 0a00 	mov.w	sl, #0
 800adda:	bfcc      	ite	gt
 800addc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ade0:	ea03 0b01 	andle.w	fp, r3, r1
 800ade4:	2200      	movs	r2, #0
 800ade6:	2300      	movs	r3, #0
 800ade8:	4650      	mov	r0, sl
 800adea:	4659      	mov	r1, fp
 800adec:	f7f5 fe6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	d1a7      	bne.n	800ad44 <_strtod_l+0x564>
 800adf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adf6:	9300      	str	r3, [sp, #0]
 800adf8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800adfa:	9805      	ldr	r0, [sp, #20]
 800adfc:	462b      	mov	r3, r5
 800adfe:	464a      	mov	r2, r9
 800ae00:	f7ff f8ce 	bl	8009fa0 <__s2b>
 800ae04:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ae06:	2800      	cmp	r0, #0
 800ae08:	f43f af09 	beq.w	800ac1e <_strtod_l+0x43e>
 800ae0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae10:	2a00      	cmp	r2, #0
 800ae12:	eba3 0308 	sub.w	r3, r3, r8
 800ae16:	bfa8      	it	ge
 800ae18:	2300      	movge	r3, #0
 800ae1a:	9312      	str	r3, [sp, #72]	@ 0x48
 800ae1c:	2400      	movs	r4, #0
 800ae1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ae22:	9316      	str	r3, [sp, #88]	@ 0x58
 800ae24:	46a0      	mov	r8, r4
 800ae26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae28:	9805      	ldr	r0, [sp, #20]
 800ae2a:	6859      	ldr	r1, [r3, #4]
 800ae2c:	f7ff f810 	bl	8009e50 <_Balloc>
 800ae30:	4681      	mov	r9, r0
 800ae32:	2800      	cmp	r0, #0
 800ae34:	f43f aef7 	beq.w	800ac26 <_strtod_l+0x446>
 800ae38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae3a:	691a      	ldr	r2, [r3, #16]
 800ae3c:	3202      	adds	r2, #2
 800ae3e:	f103 010c 	add.w	r1, r3, #12
 800ae42:	0092      	lsls	r2, r2, #2
 800ae44:	300c      	adds	r0, #12
 800ae46:	f000 fd71 	bl	800b92c <memcpy>
 800ae4a:	ec4b ab10 	vmov	d0, sl, fp
 800ae4e:	9805      	ldr	r0, [sp, #20]
 800ae50:	aa1c      	add	r2, sp, #112	@ 0x70
 800ae52:	a91b      	add	r1, sp, #108	@ 0x6c
 800ae54:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ae58:	f7ff fbd6 	bl	800a608 <__d2b>
 800ae5c:	901a      	str	r0, [sp, #104]	@ 0x68
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	f43f aee1 	beq.w	800ac26 <_strtod_l+0x446>
 800ae64:	9805      	ldr	r0, [sp, #20]
 800ae66:	2101      	movs	r1, #1
 800ae68:	f7ff f930 	bl	800a0cc <__i2b>
 800ae6c:	4680      	mov	r8, r0
 800ae6e:	b948      	cbnz	r0, 800ae84 <_strtod_l+0x6a4>
 800ae70:	f04f 0800 	mov.w	r8, #0
 800ae74:	e6d7      	b.n	800ac26 <_strtod_l+0x446>
 800ae76:	f04f 32ff 	mov.w	r2, #4294967295
 800ae7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae7e:	ea03 0a0a 	and.w	sl, r3, sl
 800ae82:	e7af      	b.n	800ade4 <_strtod_l+0x604>
 800ae84:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ae86:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ae88:	2d00      	cmp	r5, #0
 800ae8a:	bfab      	itete	ge
 800ae8c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ae8e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ae90:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ae92:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ae94:	bfac      	ite	ge
 800ae96:	18ef      	addge	r7, r5, r3
 800ae98:	1b5e      	sublt	r6, r3, r5
 800ae9a:	9b08      	ldr	r3, [sp, #32]
 800ae9c:	1aed      	subs	r5, r5, r3
 800ae9e:	4415      	add	r5, r2
 800aea0:	4b65      	ldr	r3, [pc, #404]	@ (800b038 <_strtod_l+0x858>)
 800aea2:	3d01      	subs	r5, #1
 800aea4:	429d      	cmp	r5, r3
 800aea6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800aeaa:	da50      	bge.n	800af4e <_strtod_l+0x76e>
 800aeac:	1b5b      	subs	r3, r3, r5
 800aeae:	2b1f      	cmp	r3, #31
 800aeb0:	eba2 0203 	sub.w	r2, r2, r3
 800aeb4:	f04f 0101 	mov.w	r1, #1
 800aeb8:	dc3d      	bgt.n	800af36 <_strtod_l+0x756>
 800aeba:	fa01 f303 	lsl.w	r3, r1, r3
 800aebe:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aec0:	2300      	movs	r3, #0
 800aec2:	9310      	str	r3, [sp, #64]	@ 0x40
 800aec4:	18bd      	adds	r5, r7, r2
 800aec6:	9b08      	ldr	r3, [sp, #32]
 800aec8:	42af      	cmp	r7, r5
 800aeca:	4416      	add	r6, r2
 800aecc:	441e      	add	r6, r3
 800aece:	463b      	mov	r3, r7
 800aed0:	bfa8      	it	ge
 800aed2:	462b      	movge	r3, r5
 800aed4:	42b3      	cmp	r3, r6
 800aed6:	bfa8      	it	ge
 800aed8:	4633      	movge	r3, r6
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	bfc2      	ittt	gt
 800aede:	1aed      	subgt	r5, r5, r3
 800aee0:	1af6      	subgt	r6, r6, r3
 800aee2:	1aff      	subgt	r7, r7, r3
 800aee4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	dd16      	ble.n	800af18 <_strtod_l+0x738>
 800aeea:	4641      	mov	r1, r8
 800aeec:	9805      	ldr	r0, [sp, #20]
 800aeee:	461a      	mov	r2, r3
 800aef0:	f7ff f9a4 	bl	800a23c <__pow5mult>
 800aef4:	4680      	mov	r8, r0
 800aef6:	2800      	cmp	r0, #0
 800aef8:	d0ba      	beq.n	800ae70 <_strtod_l+0x690>
 800aefa:	4601      	mov	r1, r0
 800aefc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aefe:	9805      	ldr	r0, [sp, #20]
 800af00:	f7ff f8fa 	bl	800a0f8 <__multiply>
 800af04:	900a      	str	r0, [sp, #40]	@ 0x28
 800af06:	2800      	cmp	r0, #0
 800af08:	f43f ae8d 	beq.w	800ac26 <_strtod_l+0x446>
 800af0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af0e:	9805      	ldr	r0, [sp, #20]
 800af10:	f7fe ffde 	bl	8009ed0 <_Bfree>
 800af14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af16:	931a      	str	r3, [sp, #104]	@ 0x68
 800af18:	2d00      	cmp	r5, #0
 800af1a:	dc1d      	bgt.n	800af58 <_strtod_l+0x778>
 800af1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af1e:	2b00      	cmp	r3, #0
 800af20:	dd23      	ble.n	800af6a <_strtod_l+0x78a>
 800af22:	4649      	mov	r1, r9
 800af24:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800af26:	9805      	ldr	r0, [sp, #20]
 800af28:	f7ff f988 	bl	800a23c <__pow5mult>
 800af2c:	4681      	mov	r9, r0
 800af2e:	b9e0      	cbnz	r0, 800af6a <_strtod_l+0x78a>
 800af30:	f04f 0900 	mov.w	r9, #0
 800af34:	e677      	b.n	800ac26 <_strtod_l+0x446>
 800af36:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800af3a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800af3e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800af42:	35e2      	adds	r5, #226	@ 0xe2
 800af44:	fa01 f305 	lsl.w	r3, r1, r5
 800af48:	9310      	str	r3, [sp, #64]	@ 0x40
 800af4a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800af4c:	e7ba      	b.n	800aec4 <_strtod_l+0x6e4>
 800af4e:	2300      	movs	r3, #0
 800af50:	9310      	str	r3, [sp, #64]	@ 0x40
 800af52:	2301      	movs	r3, #1
 800af54:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af56:	e7b5      	b.n	800aec4 <_strtod_l+0x6e4>
 800af58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af5a:	9805      	ldr	r0, [sp, #20]
 800af5c:	462a      	mov	r2, r5
 800af5e:	f7ff f9c7 	bl	800a2f0 <__lshift>
 800af62:	901a      	str	r0, [sp, #104]	@ 0x68
 800af64:	2800      	cmp	r0, #0
 800af66:	d1d9      	bne.n	800af1c <_strtod_l+0x73c>
 800af68:	e65d      	b.n	800ac26 <_strtod_l+0x446>
 800af6a:	2e00      	cmp	r6, #0
 800af6c:	dd07      	ble.n	800af7e <_strtod_l+0x79e>
 800af6e:	4649      	mov	r1, r9
 800af70:	9805      	ldr	r0, [sp, #20]
 800af72:	4632      	mov	r2, r6
 800af74:	f7ff f9bc 	bl	800a2f0 <__lshift>
 800af78:	4681      	mov	r9, r0
 800af7a:	2800      	cmp	r0, #0
 800af7c:	d0d8      	beq.n	800af30 <_strtod_l+0x750>
 800af7e:	2f00      	cmp	r7, #0
 800af80:	dd08      	ble.n	800af94 <_strtod_l+0x7b4>
 800af82:	4641      	mov	r1, r8
 800af84:	9805      	ldr	r0, [sp, #20]
 800af86:	463a      	mov	r2, r7
 800af88:	f7ff f9b2 	bl	800a2f0 <__lshift>
 800af8c:	4680      	mov	r8, r0
 800af8e:	2800      	cmp	r0, #0
 800af90:	f43f ae49 	beq.w	800ac26 <_strtod_l+0x446>
 800af94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af96:	9805      	ldr	r0, [sp, #20]
 800af98:	464a      	mov	r2, r9
 800af9a:	f7ff fa31 	bl	800a400 <__mdiff>
 800af9e:	4604      	mov	r4, r0
 800afa0:	2800      	cmp	r0, #0
 800afa2:	f43f ae40 	beq.w	800ac26 <_strtod_l+0x446>
 800afa6:	68c3      	ldr	r3, [r0, #12]
 800afa8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800afaa:	2300      	movs	r3, #0
 800afac:	60c3      	str	r3, [r0, #12]
 800afae:	4641      	mov	r1, r8
 800afb0:	f7ff fa0a 	bl	800a3c8 <__mcmp>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	da45      	bge.n	800b044 <_strtod_l+0x864>
 800afb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afba:	ea53 030a 	orrs.w	r3, r3, sl
 800afbe:	d16b      	bne.n	800b098 <_strtod_l+0x8b8>
 800afc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d167      	bne.n	800b098 <_strtod_l+0x8b8>
 800afc8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afcc:	0d1b      	lsrs	r3, r3, #20
 800afce:	051b      	lsls	r3, r3, #20
 800afd0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800afd4:	d960      	bls.n	800b098 <_strtod_l+0x8b8>
 800afd6:	6963      	ldr	r3, [r4, #20]
 800afd8:	b913      	cbnz	r3, 800afe0 <_strtod_l+0x800>
 800afda:	6923      	ldr	r3, [r4, #16]
 800afdc:	2b01      	cmp	r3, #1
 800afde:	dd5b      	ble.n	800b098 <_strtod_l+0x8b8>
 800afe0:	4621      	mov	r1, r4
 800afe2:	2201      	movs	r2, #1
 800afe4:	9805      	ldr	r0, [sp, #20]
 800afe6:	f7ff f983 	bl	800a2f0 <__lshift>
 800afea:	4641      	mov	r1, r8
 800afec:	4604      	mov	r4, r0
 800afee:	f7ff f9eb 	bl	800a3c8 <__mcmp>
 800aff2:	2800      	cmp	r0, #0
 800aff4:	dd50      	ble.n	800b098 <_strtod_l+0x8b8>
 800aff6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800affa:	9a08      	ldr	r2, [sp, #32]
 800affc:	0d1b      	lsrs	r3, r3, #20
 800affe:	051b      	lsls	r3, r3, #20
 800b000:	2a00      	cmp	r2, #0
 800b002:	d06a      	beq.n	800b0da <_strtod_l+0x8fa>
 800b004:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b008:	d867      	bhi.n	800b0da <_strtod_l+0x8fa>
 800b00a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b00e:	f67f ae9d 	bls.w	800ad4c <_strtod_l+0x56c>
 800b012:	4b0a      	ldr	r3, [pc, #40]	@ (800b03c <_strtod_l+0x85c>)
 800b014:	4650      	mov	r0, sl
 800b016:	4659      	mov	r1, fp
 800b018:	2200      	movs	r2, #0
 800b01a:	f7f5 faed 	bl	80005f8 <__aeabi_dmul>
 800b01e:	4b08      	ldr	r3, [pc, #32]	@ (800b040 <_strtod_l+0x860>)
 800b020:	400b      	ands	r3, r1
 800b022:	4682      	mov	sl, r0
 800b024:	468b      	mov	fp, r1
 800b026:	2b00      	cmp	r3, #0
 800b028:	f47f ae08 	bne.w	800ac3c <_strtod_l+0x45c>
 800b02c:	9a05      	ldr	r2, [sp, #20]
 800b02e:	2322      	movs	r3, #34	@ 0x22
 800b030:	6013      	str	r3, [r2, #0]
 800b032:	e603      	b.n	800ac3c <_strtod_l+0x45c>
 800b034:	0800f930 	.word	0x0800f930
 800b038:	fffffc02 	.word	0xfffffc02
 800b03c:	39500000 	.word	0x39500000
 800b040:	7ff00000 	.word	0x7ff00000
 800b044:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b048:	d165      	bne.n	800b116 <_strtod_l+0x936>
 800b04a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b04c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b050:	b35a      	cbz	r2, 800b0aa <_strtod_l+0x8ca>
 800b052:	4a9f      	ldr	r2, [pc, #636]	@ (800b2d0 <_strtod_l+0xaf0>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d12b      	bne.n	800b0b0 <_strtod_l+0x8d0>
 800b058:	9b08      	ldr	r3, [sp, #32]
 800b05a:	4651      	mov	r1, sl
 800b05c:	b303      	cbz	r3, 800b0a0 <_strtod_l+0x8c0>
 800b05e:	4b9d      	ldr	r3, [pc, #628]	@ (800b2d4 <_strtod_l+0xaf4>)
 800b060:	465a      	mov	r2, fp
 800b062:	4013      	ands	r3, r2
 800b064:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b068:	f04f 32ff 	mov.w	r2, #4294967295
 800b06c:	d81b      	bhi.n	800b0a6 <_strtod_l+0x8c6>
 800b06e:	0d1b      	lsrs	r3, r3, #20
 800b070:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b074:	fa02 f303 	lsl.w	r3, r2, r3
 800b078:	4299      	cmp	r1, r3
 800b07a:	d119      	bne.n	800b0b0 <_strtod_l+0x8d0>
 800b07c:	4b96      	ldr	r3, [pc, #600]	@ (800b2d8 <_strtod_l+0xaf8>)
 800b07e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b080:	429a      	cmp	r2, r3
 800b082:	d102      	bne.n	800b08a <_strtod_l+0x8aa>
 800b084:	3101      	adds	r1, #1
 800b086:	f43f adce 	beq.w	800ac26 <_strtod_l+0x446>
 800b08a:	4b92      	ldr	r3, [pc, #584]	@ (800b2d4 <_strtod_l+0xaf4>)
 800b08c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b08e:	401a      	ands	r2, r3
 800b090:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b094:	f04f 0a00 	mov.w	sl, #0
 800b098:	9b08      	ldr	r3, [sp, #32]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1b9      	bne.n	800b012 <_strtod_l+0x832>
 800b09e:	e5cd      	b.n	800ac3c <_strtod_l+0x45c>
 800b0a0:	f04f 33ff 	mov.w	r3, #4294967295
 800b0a4:	e7e8      	b.n	800b078 <_strtod_l+0x898>
 800b0a6:	4613      	mov	r3, r2
 800b0a8:	e7e6      	b.n	800b078 <_strtod_l+0x898>
 800b0aa:	ea53 030a 	orrs.w	r3, r3, sl
 800b0ae:	d0a2      	beq.n	800aff6 <_strtod_l+0x816>
 800b0b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b0b2:	b1db      	cbz	r3, 800b0ec <_strtod_l+0x90c>
 800b0b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0b6:	4213      	tst	r3, r2
 800b0b8:	d0ee      	beq.n	800b098 <_strtod_l+0x8b8>
 800b0ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0bc:	9a08      	ldr	r2, [sp, #32]
 800b0be:	4650      	mov	r0, sl
 800b0c0:	4659      	mov	r1, fp
 800b0c2:	b1bb      	cbz	r3, 800b0f4 <_strtod_l+0x914>
 800b0c4:	f7ff fb6e 	bl	800a7a4 <sulp>
 800b0c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0cc:	ec53 2b10 	vmov	r2, r3, d0
 800b0d0:	f7f5 f8dc 	bl	800028c <__adddf3>
 800b0d4:	4682      	mov	sl, r0
 800b0d6:	468b      	mov	fp, r1
 800b0d8:	e7de      	b.n	800b098 <_strtod_l+0x8b8>
 800b0da:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b0de:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b0e2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b0e6:	f04f 3aff 	mov.w	sl, #4294967295
 800b0ea:	e7d5      	b.n	800b098 <_strtod_l+0x8b8>
 800b0ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0ee:	ea13 0f0a 	tst.w	r3, sl
 800b0f2:	e7e1      	b.n	800b0b8 <_strtod_l+0x8d8>
 800b0f4:	f7ff fb56 	bl	800a7a4 <sulp>
 800b0f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0fc:	ec53 2b10 	vmov	r2, r3, d0
 800b100:	f7f5 f8c2 	bl	8000288 <__aeabi_dsub>
 800b104:	2200      	movs	r2, #0
 800b106:	2300      	movs	r3, #0
 800b108:	4682      	mov	sl, r0
 800b10a:	468b      	mov	fp, r1
 800b10c:	f7f5 fcdc 	bl	8000ac8 <__aeabi_dcmpeq>
 800b110:	2800      	cmp	r0, #0
 800b112:	d0c1      	beq.n	800b098 <_strtod_l+0x8b8>
 800b114:	e61a      	b.n	800ad4c <_strtod_l+0x56c>
 800b116:	4641      	mov	r1, r8
 800b118:	4620      	mov	r0, r4
 800b11a:	f7ff facd 	bl	800a6b8 <__ratio>
 800b11e:	ec57 6b10 	vmov	r6, r7, d0
 800b122:	2200      	movs	r2, #0
 800b124:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b128:	4630      	mov	r0, r6
 800b12a:	4639      	mov	r1, r7
 800b12c:	f7f5 fce0 	bl	8000af0 <__aeabi_dcmple>
 800b130:	2800      	cmp	r0, #0
 800b132:	d06f      	beq.n	800b214 <_strtod_l+0xa34>
 800b134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b136:	2b00      	cmp	r3, #0
 800b138:	d17a      	bne.n	800b230 <_strtod_l+0xa50>
 800b13a:	f1ba 0f00 	cmp.w	sl, #0
 800b13e:	d158      	bne.n	800b1f2 <_strtod_l+0xa12>
 800b140:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b142:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b146:	2b00      	cmp	r3, #0
 800b148:	d15a      	bne.n	800b200 <_strtod_l+0xa20>
 800b14a:	4b64      	ldr	r3, [pc, #400]	@ (800b2dc <_strtod_l+0xafc>)
 800b14c:	2200      	movs	r2, #0
 800b14e:	4630      	mov	r0, r6
 800b150:	4639      	mov	r1, r7
 800b152:	f7f5 fcc3 	bl	8000adc <__aeabi_dcmplt>
 800b156:	2800      	cmp	r0, #0
 800b158:	d159      	bne.n	800b20e <_strtod_l+0xa2e>
 800b15a:	4630      	mov	r0, r6
 800b15c:	4639      	mov	r1, r7
 800b15e:	4b60      	ldr	r3, [pc, #384]	@ (800b2e0 <_strtod_l+0xb00>)
 800b160:	2200      	movs	r2, #0
 800b162:	f7f5 fa49 	bl	80005f8 <__aeabi_dmul>
 800b166:	4606      	mov	r6, r0
 800b168:	460f      	mov	r7, r1
 800b16a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b16e:	9606      	str	r6, [sp, #24]
 800b170:	9307      	str	r3, [sp, #28]
 800b172:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b176:	4d57      	ldr	r5, [pc, #348]	@ (800b2d4 <_strtod_l+0xaf4>)
 800b178:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b17c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b17e:	401d      	ands	r5, r3
 800b180:	4b58      	ldr	r3, [pc, #352]	@ (800b2e4 <_strtod_l+0xb04>)
 800b182:	429d      	cmp	r5, r3
 800b184:	f040 80b2 	bne.w	800b2ec <_strtod_l+0xb0c>
 800b188:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b18a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b18e:	ec4b ab10 	vmov	d0, sl, fp
 800b192:	f7ff f9c9 	bl	800a528 <__ulp>
 800b196:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b19a:	ec51 0b10 	vmov	r0, r1, d0
 800b19e:	f7f5 fa2b 	bl	80005f8 <__aeabi_dmul>
 800b1a2:	4652      	mov	r2, sl
 800b1a4:	465b      	mov	r3, fp
 800b1a6:	f7f5 f871 	bl	800028c <__adddf3>
 800b1aa:	460b      	mov	r3, r1
 800b1ac:	4949      	ldr	r1, [pc, #292]	@ (800b2d4 <_strtod_l+0xaf4>)
 800b1ae:	4a4e      	ldr	r2, [pc, #312]	@ (800b2e8 <_strtod_l+0xb08>)
 800b1b0:	4019      	ands	r1, r3
 800b1b2:	4291      	cmp	r1, r2
 800b1b4:	4682      	mov	sl, r0
 800b1b6:	d942      	bls.n	800b23e <_strtod_l+0xa5e>
 800b1b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b1ba:	4b47      	ldr	r3, [pc, #284]	@ (800b2d8 <_strtod_l+0xaf8>)
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d103      	bne.n	800b1c8 <_strtod_l+0x9e8>
 800b1c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	f43f ad2f 	beq.w	800ac26 <_strtod_l+0x446>
 800b1c8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b2d8 <_strtod_l+0xaf8>
 800b1cc:	f04f 3aff 	mov.w	sl, #4294967295
 800b1d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b1d2:	9805      	ldr	r0, [sp, #20]
 800b1d4:	f7fe fe7c 	bl	8009ed0 <_Bfree>
 800b1d8:	9805      	ldr	r0, [sp, #20]
 800b1da:	4649      	mov	r1, r9
 800b1dc:	f7fe fe78 	bl	8009ed0 <_Bfree>
 800b1e0:	9805      	ldr	r0, [sp, #20]
 800b1e2:	4641      	mov	r1, r8
 800b1e4:	f7fe fe74 	bl	8009ed0 <_Bfree>
 800b1e8:	9805      	ldr	r0, [sp, #20]
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	f7fe fe70 	bl	8009ed0 <_Bfree>
 800b1f0:	e619      	b.n	800ae26 <_strtod_l+0x646>
 800b1f2:	f1ba 0f01 	cmp.w	sl, #1
 800b1f6:	d103      	bne.n	800b200 <_strtod_l+0xa20>
 800b1f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f43f ada6 	beq.w	800ad4c <_strtod_l+0x56c>
 800b200:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b2b0 <_strtod_l+0xad0>
 800b204:	4f35      	ldr	r7, [pc, #212]	@ (800b2dc <_strtod_l+0xafc>)
 800b206:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b20a:	2600      	movs	r6, #0
 800b20c:	e7b1      	b.n	800b172 <_strtod_l+0x992>
 800b20e:	4f34      	ldr	r7, [pc, #208]	@ (800b2e0 <_strtod_l+0xb00>)
 800b210:	2600      	movs	r6, #0
 800b212:	e7aa      	b.n	800b16a <_strtod_l+0x98a>
 800b214:	4b32      	ldr	r3, [pc, #200]	@ (800b2e0 <_strtod_l+0xb00>)
 800b216:	4630      	mov	r0, r6
 800b218:	4639      	mov	r1, r7
 800b21a:	2200      	movs	r2, #0
 800b21c:	f7f5 f9ec 	bl	80005f8 <__aeabi_dmul>
 800b220:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b222:	4606      	mov	r6, r0
 800b224:	460f      	mov	r7, r1
 800b226:	2b00      	cmp	r3, #0
 800b228:	d09f      	beq.n	800b16a <_strtod_l+0x98a>
 800b22a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b22e:	e7a0      	b.n	800b172 <_strtod_l+0x992>
 800b230:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b2b8 <_strtod_l+0xad8>
 800b234:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b238:	ec57 6b17 	vmov	r6, r7, d7
 800b23c:	e799      	b.n	800b172 <_strtod_l+0x992>
 800b23e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b242:	9b08      	ldr	r3, [sp, #32]
 800b244:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d1c1      	bne.n	800b1d0 <_strtod_l+0x9f0>
 800b24c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b250:	0d1b      	lsrs	r3, r3, #20
 800b252:	051b      	lsls	r3, r3, #20
 800b254:	429d      	cmp	r5, r3
 800b256:	d1bb      	bne.n	800b1d0 <_strtod_l+0x9f0>
 800b258:	4630      	mov	r0, r6
 800b25a:	4639      	mov	r1, r7
 800b25c:	f7f5 fd2c 	bl	8000cb8 <__aeabi_d2lz>
 800b260:	f7f5 f99c 	bl	800059c <__aeabi_l2d>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4630      	mov	r0, r6
 800b26a:	4639      	mov	r1, r7
 800b26c:	f7f5 f80c 	bl	8000288 <__aeabi_dsub>
 800b270:	460b      	mov	r3, r1
 800b272:	4602      	mov	r2, r0
 800b274:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b278:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b27c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b27e:	ea46 060a 	orr.w	r6, r6, sl
 800b282:	431e      	orrs	r6, r3
 800b284:	d06f      	beq.n	800b366 <_strtod_l+0xb86>
 800b286:	a30e      	add	r3, pc, #56	@ (adr r3, 800b2c0 <_strtod_l+0xae0>)
 800b288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28c:	f7f5 fc26 	bl	8000adc <__aeabi_dcmplt>
 800b290:	2800      	cmp	r0, #0
 800b292:	f47f acd3 	bne.w	800ac3c <_strtod_l+0x45c>
 800b296:	a30c      	add	r3, pc, #48	@ (adr r3, 800b2c8 <_strtod_l+0xae8>)
 800b298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2a0:	f7f5 fc3a 	bl	8000b18 <__aeabi_dcmpgt>
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	d093      	beq.n	800b1d0 <_strtod_l+0x9f0>
 800b2a8:	e4c8      	b.n	800ac3c <_strtod_l+0x45c>
 800b2aa:	bf00      	nop
 800b2ac:	f3af 8000 	nop.w
 800b2b0:	00000000 	.word	0x00000000
 800b2b4:	bff00000 	.word	0xbff00000
 800b2b8:	00000000 	.word	0x00000000
 800b2bc:	3ff00000 	.word	0x3ff00000
 800b2c0:	94a03595 	.word	0x94a03595
 800b2c4:	3fdfffff 	.word	0x3fdfffff
 800b2c8:	35afe535 	.word	0x35afe535
 800b2cc:	3fe00000 	.word	0x3fe00000
 800b2d0:	000fffff 	.word	0x000fffff
 800b2d4:	7ff00000 	.word	0x7ff00000
 800b2d8:	7fefffff 	.word	0x7fefffff
 800b2dc:	3ff00000 	.word	0x3ff00000
 800b2e0:	3fe00000 	.word	0x3fe00000
 800b2e4:	7fe00000 	.word	0x7fe00000
 800b2e8:	7c9fffff 	.word	0x7c9fffff
 800b2ec:	9b08      	ldr	r3, [sp, #32]
 800b2ee:	b323      	cbz	r3, 800b33a <_strtod_l+0xb5a>
 800b2f0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b2f4:	d821      	bhi.n	800b33a <_strtod_l+0xb5a>
 800b2f6:	a328      	add	r3, pc, #160	@ (adr r3, 800b398 <_strtod_l+0xbb8>)
 800b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fc:	4630      	mov	r0, r6
 800b2fe:	4639      	mov	r1, r7
 800b300:	f7f5 fbf6 	bl	8000af0 <__aeabi_dcmple>
 800b304:	b1a0      	cbz	r0, 800b330 <_strtod_l+0xb50>
 800b306:	4639      	mov	r1, r7
 800b308:	4630      	mov	r0, r6
 800b30a:	f7f5 fc4d 	bl	8000ba8 <__aeabi_d2uiz>
 800b30e:	2801      	cmp	r0, #1
 800b310:	bf38      	it	cc
 800b312:	2001      	movcc	r0, #1
 800b314:	f7f5 f8f6 	bl	8000504 <__aeabi_ui2d>
 800b318:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b31a:	4606      	mov	r6, r0
 800b31c:	460f      	mov	r7, r1
 800b31e:	b9fb      	cbnz	r3, 800b360 <_strtod_l+0xb80>
 800b320:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b324:	9014      	str	r0, [sp, #80]	@ 0x50
 800b326:	9315      	str	r3, [sp, #84]	@ 0x54
 800b328:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b32c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b330:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b332:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b336:	1b5b      	subs	r3, r3, r5
 800b338:	9311      	str	r3, [sp, #68]	@ 0x44
 800b33a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b33e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b342:	f7ff f8f1 	bl	800a528 <__ulp>
 800b346:	4650      	mov	r0, sl
 800b348:	ec53 2b10 	vmov	r2, r3, d0
 800b34c:	4659      	mov	r1, fp
 800b34e:	f7f5 f953 	bl	80005f8 <__aeabi_dmul>
 800b352:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b356:	f7f4 ff99 	bl	800028c <__adddf3>
 800b35a:	4682      	mov	sl, r0
 800b35c:	468b      	mov	fp, r1
 800b35e:	e770      	b.n	800b242 <_strtod_l+0xa62>
 800b360:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b364:	e7e0      	b.n	800b328 <_strtod_l+0xb48>
 800b366:	a30e      	add	r3, pc, #56	@ (adr r3, 800b3a0 <_strtod_l+0xbc0>)
 800b368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36c:	f7f5 fbb6 	bl	8000adc <__aeabi_dcmplt>
 800b370:	e798      	b.n	800b2a4 <_strtod_l+0xac4>
 800b372:	2300      	movs	r3, #0
 800b374:	930e      	str	r3, [sp, #56]	@ 0x38
 800b376:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b378:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b37a:	6013      	str	r3, [r2, #0]
 800b37c:	f7ff ba6d 	b.w	800a85a <_strtod_l+0x7a>
 800b380:	2a65      	cmp	r2, #101	@ 0x65
 800b382:	f43f ab68 	beq.w	800aa56 <_strtod_l+0x276>
 800b386:	2a45      	cmp	r2, #69	@ 0x45
 800b388:	f43f ab65 	beq.w	800aa56 <_strtod_l+0x276>
 800b38c:	2301      	movs	r3, #1
 800b38e:	f7ff bba0 	b.w	800aad2 <_strtod_l+0x2f2>
 800b392:	bf00      	nop
 800b394:	f3af 8000 	nop.w
 800b398:	ffc00000 	.word	0xffc00000
 800b39c:	41dfffff 	.word	0x41dfffff
 800b3a0:	94a03595 	.word	0x94a03595
 800b3a4:	3fcfffff 	.word	0x3fcfffff

0800b3a8 <_strtod_r>:
 800b3a8:	4b01      	ldr	r3, [pc, #4]	@ (800b3b0 <_strtod_r+0x8>)
 800b3aa:	f7ff ba19 	b.w	800a7e0 <_strtod_l>
 800b3ae:	bf00      	nop
 800b3b0:	20000070 	.word	0x20000070

0800b3b4 <_strtol_l.isra.0>:
 800b3b4:	2b24      	cmp	r3, #36	@ 0x24
 800b3b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3ba:	4686      	mov	lr, r0
 800b3bc:	4690      	mov	r8, r2
 800b3be:	d801      	bhi.n	800b3c4 <_strtol_l.isra.0+0x10>
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	d106      	bne.n	800b3d2 <_strtol_l.isra.0+0x1e>
 800b3c4:	f7fd fdb6 	bl	8008f34 <__errno>
 800b3c8:	2316      	movs	r3, #22
 800b3ca:	6003      	str	r3, [r0, #0]
 800b3cc:	2000      	movs	r0, #0
 800b3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d2:	4834      	ldr	r0, [pc, #208]	@ (800b4a4 <_strtol_l.isra.0+0xf0>)
 800b3d4:	460d      	mov	r5, r1
 800b3d6:	462a      	mov	r2, r5
 800b3d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3dc:	5d06      	ldrb	r6, [r0, r4]
 800b3de:	f016 0608 	ands.w	r6, r6, #8
 800b3e2:	d1f8      	bne.n	800b3d6 <_strtol_l.isra.0+0x22>
 800b3e4:	2c2d      	cmp	r4, #45	@ 0x2d
 800b3e6:	d110      	bne.n	800b40a <_strtol_l.isra.0+0x56>
 800b3e8:	782c      	ldrb	r4, [r5, #0]
 800b3ea:	2601      	movs	r6, #1
 800b3ec:	1c95      	adds	r5, r2, #2
 800b3ee:	f033 0210 	bics.w	r2, r3, #16
 800b3f2:	d115      	bne.n	800b420 <_strtol_l.isra.0+0x6c>
 800b3f4:	2c30      	cmp	r4, #48	@ 0x30
 800b3f6:	d10d      	bne.n	800b414 <_strtol_l.isra.0+0x60>
 800b3f8:	782a      	ldrb	r2, [r5, #0]
 800b3fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b3fe:	2a58      	cmp	r2, #88	@ 0x58
 800b400:	d108      	bne.n	800b414 <_strtol_l.isra.0+0x60>
 800b402:	786c      	ldrb	r4, [r5, #1]
 800b404:	3502      	adds	r5, #2
 800b406:	2310      	movs	r3, #16
 800b408:	e00a      	b.n	800b420 <_strtol_l.isra.0+0x6c>
 800b40a:	2c2b      	cmp	r4, #43	@ 0x2b
 800b40c:	bf04      	itt	eq
 800b40e:	782c      	ldrbeq	r4, [r5, #0]
 800b410:	1c95      	addeq	r5, r2, #2
 800b412:	e7ec      	b.n	800b3ee <_strtol_l.isra.0+0x3a>
 800b414:	2b00      	cmp	r3, #0
 800b416:	d1f6      	bne.n	800b406 <_strtol_l.isra.0+0x52>
 800b418:	2c30      	cmp	r4, #48	@ 0x30
 800b41a:	bf14      	ite	ne
 800b41c:	230a      	movne	r3, #10
 800b41e:	2308      	moveq	r3, #8
 800b420:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b424:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b428:	2200      	movs	r2, #0
 800b42a:	fbbc f9f3 	udiv	r9, ip, r3
 800b42e:	4610      	mov	r0, r2
 800b430:	fb03 ca19 	mls	sl, r3, r9, ip
 800b434:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b438:	2f09      	cmp	r7, #9
 800b43a:	d80f      	bhi.n	800b45c <_strtol_l.isra.0+0xa8>
 800b43c:	463c      	mov	r4, r7
 800b43e:	42a3      	cmp	r3, r4
 800b440:	dd1b      	ble.n	800b47a <_strtol_l.isra.0+0xc6>
 800b442:	1c57      	adds	r7, r2, #1
 800b444:	d007      	beq.n	800b456 <_strtol_l.isra.0+0xa2>
 800b446:	4581      	cmp	r9, r0
 800b448:	d314      	bcc.n	800b474 <_strtol_l.isra.0+0xc0>
 800b44a:	d101      	bne.n	800b450 <_strtol_l.isra.0+0x9c>
 800b44c:	45a2      	cmp	sl, r4
 800b44e:	db11      	blt.n	800b474 <_strtol_l.isra.0+0xc0>
 800b450:	fb00 4003 	mla	r0, r0, r3, r4
 800b454:	2201      	movs	r2, #1
 800b456:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b45a:	e7eb      	b.n	800b434 <_strtol_l.isra.0+0x80>
 800b45c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b460:	2f19      	cmp	r7, #25
 800b462:	d801      	bhi.n	800b468 <_strtol_l.isra.0+0xb4>
 800b464:	3c37      	subs	r4, #55	@ 0x37
 800b466:	e7ea      	b.n	800b43e <_strtol_l.isra.0+0x8a>
 800b468:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b46c:	2f19      	cmp	r7, #25
 800b46e:	d804      	bhi.n	800b47a <_strtol_l.isra.0+0xc6>
 800b470:	3c57      	subs	r4, #87	@ 0x57
 800b472:	e7e4      	b.n	800b43e <_strtol_l.isra.0+0x8a>
 800b474:	f04f 32ff 	mov.w	r2, #4294967295
 800b478:	e7ed      	b.n	800b456 <_strtol_l.isra.0+0xa2>
 800b47a:	1c53      	adds	r3, r2, #1
 800b47c:	d108      	bne.n	800b490 <_strtol_l.isra.0+0xdc>
 800b47e:	2322      	movs	r3, #34	@ 0x22
 800b480:	f8ce 3000 	str.w	r3, [lr]
 800b484:	4660      	mov	r0, ip
 800b486:	f1b8 0f00 	cmp.w	r8, #0
 800b48a:	d0a0      	beq.n	800b3ce <_strtol_l.isra.0+0x1a>
 800b48c:	1e69      	subs	r1, r5, #1
 800b48e:	e006      	b.n	800b49e <_strtol_l.isra.0+0xea>
 800b490:	b106      	cbz	r6, 800b494 <_strtol_l.isra.0+0xe0>
 800b492:	4240      	negs	r0, r0
 800b494:	f1b8 0f00 	cmp.w	r8, #0
 800b498:	d099      	beq.n	800b3ce <_strtol_l.isra.0+0x1a>
 800b49a:	2a00      	cmp	r2, #0
 800b49c:	d1f6      	bne.n	800b48c <_strtol_l.isra.0+0xd8>
 800b49e:	f8c8 1000 	str.w	r1, [r8]
 800b4a2:	e794      	b.n	800b3ce <_strtol_l.isra.0+0x1a>
 800b4a4:	0800f959 	.word	0x0800f959

0800b4a8 <_strtol_r>:
 800b4a8:	f7ff bf84 	b.w	800b3b4 <_strtol_l.isra.0>

0800b4ac <__ssputs_r>:
 800b4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b0:	688e      	ldr	r6, [r1, #8]
 800b4b2:	461f      	mov	r7, r3
 800b4b4:	42be      	cmp	r6, r7
 800b4b6:	680b      	ldr	r3, [r1, #0]
 800b4b8:	4682      	mov	sl, r0
 800b4ba:	460c      	mov	r4, r1
 800b4bc:	4690      	mov	r8, r2
 800b4be:	d82d      	bhi.n	800b51c <__ssputs_r+0x70>
 800b4c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b4c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b4c8:	d026      	beq.n	800b518 <__ssputs_r+0x6c>
 800b4ca:	6965      	ldr	r5, [r4, #20]
 800b4cc:	6909      	ldr	r1, [r1, #16]
 800b4ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4d2:	eba3 0901 	sub.w	r9, r3, r1
 800b4d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4da:	1c7b      	adds	r3, r7, #1
 800b4dc:	444b      	add	r3, r9
 800b4de:	106d      	asrs	r5, r5, #1
 800b4e0:	429d      	cmp	r5, r3
 800b4e2:	bf38      	it	cc
 800b4e4:	461d      	movcc	r5, r3
 800b4e6:	0553      	lsls	r3, r2, #21
 800b4e8:	d527      	bpl.n	800b53a <__ssputs_r+0x8e>
 800b4ea:	4629      	mov	r1, r5
 800b4ec:	f7fe fc24 	bl	8009d38 <_malloc_r>
 800b4f0:	4606      	mov	r6, r0
 800b4f2:	b360      	cbz	r0, 800b54e <__ssputs_r+0xa2>
 800b4f4:	6921      	ldr	r1, [r4, #16]
 800b4f6:	464a      	mov	r2, r9
 800b4f8:	f000 fa18 	bl	800b92c <memcpy>
 800b4fc:	89a3      	ldrh	r3, [r4, #12]
 800b4fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b506:	81a3      	strh	r3, [r4, #12]
 800b508:	6126      	str	r6, [r4, #16]
 800b50a:	6165      	str	r5, [r4, #20]
 800b50c:	444e      	add	r6, r9
 800b50e:	eba5 0509 	sub.w	r5, r5, r9
 800b512:	6026      	str	r6, [r4, #0]
 800b514:	60a5      	str	r5, [r4, #8]
 800b516:	463e      	mov	r6, r7
 800b518:	42be      	cmp	r6, r7
 800b51a:	d900      	bls.n	800b51e <__ssputs_r+0x72>
 800b51c:	463e      	mov	r6, r7
 800b51e:	6820      	ldr	r0, [r4, #0]
 800b520:	4632      	mov	r2, r6
 800b522:	4641      	mov	r1, r8
 800b524:	f000 f9c6 	bl	800b8b4 <memmove>
 800b528:	68a3      	ldr	r3, [r4, #8]
 800b52a:	1b9b      	subs	r3, r3, r6
 800b52c:	60a3      	str	r3, [r4, #8]
 800b52e:	6823      	ldr	r3, [r4, #0]
 800b530:	4433      	add	r3, r6
 800b532:	6023      	str	r3, [r4, #0]
 800b534:	2000      	movs	r0, #0
 800b536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b53a:	462a      	mov	r2, r5
 800b53c:	f000 fd89 	bl	800c052 <_realloc_r>
 800b540:	4606      	mov	r6, r0
 800b542:	2800      	cmp	r0, #0
 800b544:	d1e0      	bne.n	800b508 <__ssputs_r+0x5c>
 800b546:	6921      	ldr	r1, [r4, #16]
 800b548:	4650      	mov	r0, sl
 800b54a:	f7fe fb81 	bl	8009c50 <_free_r>
 800b54e:	230c      	movs	r3, #12
 800b550:	f8ca 3000 	str.w	r3, [sl]
 800b554:	89a3      	ldrh	r3, [r4, #12]
 800b556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b55a:	81a3      	strh	r3, [r4, #12]
 800b55c:	f04f 30ff 	mov.w	r0, #4294967295
 800b560:	e7e9      	b.n	800b536 <__ssputs_r+0x8a>
	...

0800b564 <_svfiprintf_r>:
 800b564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b568:	4698      	mov	r8, r3
 800b56a:	898b      	ldrh	r3, [r1, #12]
 800b56c:	061b      	lsls	r3, r3, #24
 800b56e:	b09d      	sub	sp, #116	@ 0x74
 800b570:	4607      	mov	r7, r0
 800b572:	460d      	mov	r5, r1
 800b574:	4614      	mov	r4, r2
 800b576:	d510      	bpl.n	800b59a <_svfiprintf_r+0x36>
 800b578:	690b      	ldr	r3, [r1, #16]
 800b57a:	b973      	cbnz	r3, 800b59a <_svfiprintf_r+0x36>
 800b57c:	2140      	movs	r1, #64	@ 0x40
 800b57e:	f7fe fbdb 	bl	8009d38 <_malloc_r>
 800b582:	6028      	str	r0, [r5, #0]
 800b584:	6128      	str	r0, [r5, #16]
 800b586:	b930      	cbnz	r0, 800b596 <_svfiprintf_r+0x32>
 800b588:	230c      	movs	r3, #12
 800b58a:	603b      	str	r3, [r7, #0]
 800b58c:	f04f 30ff 	mov.w	r0, #4294967295
 800b590:	b01d      	add	sp, #116	@ 0x74
 800b592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b596:	2340      	movs	r3, #64	@ 0x40
 800b598:	616b      	str	r3, [r5, #20]
 800b59a:	2300      	movs	r3, #0
 800b59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b59e:	2320      	movs	r3, #32
 800b5a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b5a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b5a8:	2330      	movs	r3, #48	@ 0x30
 800b5aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b748 <_svfiprintf_r+0x1e4>
 800b5ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b5b2:	f04f 0901 	mov.w	r9, #1
 800b5b6:	4623      	mov	r3, r4
 800b5b8:	469a      	mov	sl, r3
 800b5ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5be:	b10a      	cbz	r2, 800b5c4 <_svfiprintf_r+0x60>
 800b5c0:	2a25      	cmp	r2, #37	@ 0x25
 800b5c2:	d1f9      	bne.n	800b5b8 <_svfiprintf_r+0x54>
 800b5c4:	ebba 0b04 	subs.w	fp, sl, r4
 800b5c8:	d00b      	beq.n	800b5e2 <_svfiprintf_r+0x7e>
 800b5ca:	465b      	mov	r3, fp
 800b5cc:	4622      	mov	r2, r4
 800b5ce:	4629      	mov	r1, r5
 800b5d0:	4638      	mov	r0, r7
 800b5d2:	f7ff ff6b 	bl	800b4ac <__ssputs_r>
 800b5d6:	3001      	adds	r0, #1
 800b5d8:	f000 80a7 	beq.w	800b72a <_svfiprintf_r+0x1c6>
 800b5dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5de:	445a      	add	r2, fp
 800b5e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	f000 809f 	beq.w	800b72a <_svfiprintf_r+0x1c6>
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b5f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5f6:	f10a 0a01 	add.w	sl, sl, #1
 800b5fa:	9304      	str	r3, [sp, #16]
 800b5fc:	9307      	str	r3, [sp, #28]
 800b5fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b602:	931a      	str	r3, [sp, #104]	@ 0x68
 800b604:	4654      	mov	r4, sl
 800b606:	2205      	movs	r2, #5
 800b608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b60c:	484e      	ldr	r0, [pc, #312]	@ (800b748 <_svfiprintf_r+0x1e4>)
 800b60e:	f7f4 fddf 	bl	80001d0 <memchr>
 800b612:	9a04      	ldr	r2, [sp, #16]
 800b614:	b9d8      	cbnz	r0, 800b64e <_svfiprintf_r+0xea>
 800b616:	06d0      	lsls	r0, r2, #27
 800b618:	bf44      	itt	mi
 800b61a:	2320      	movmi	r3, #32
 800b61c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b620:	0711      	lsls	r1, r2, #28
 800b622:	bf44      	itt	mi
 800b624:	232b      	movmi	r3, #43	@ 0x2b
 800b626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b62a:	f89a 3000 	ldrb.w	r3, [sl]
 800b62e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b630:	d015      	beq.n	800b65e <_svfiprintf_r+0xfa>
 800b632:	9a07      	ldr	r2, [sp, #28]
 800b634:	4654      	mov	r4, sl
 800b636:	2000      	movs	r0, #0
 800b638:	f04f 0c0a 	mov.w	ip, #10
 800b63c:	4621      	mov	r1, r4
 800b63e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b642:	3b30      	subs	r3, #48	@ 0x30
 800b644:	2b09      	cmp	r3, #9
 800b646:	d94b      	bls.n	800b6e0 <_svfiprintf_r+0x17c>
 800b648:	b1b0      	cbz	r0, 800b678 <_svfiprintf_r+0x114>
 800b64a:	9207      	str	r2, [sp, #28]
 800b64c:	e014      	b.n	800b678 <_svfiprintf_r+0x114>
 800b64e:	eba0 0308 	sub.w	r3, r0, r8
 800b652:	fa09 f303 	lsl.w	r3, r9, r3
 800b656:	4313      	orrs	r3, r2
 800b658:	9304      	str	r3, [sp, #16]
 800b65a:	46a2      	mov	sl, r4
 800b65c:	e7d2      	b.n	800b604 <_svfiprintf_r+0xa0>
 800b65e:	9b03      	ldr	r3, [sp, #12]
 800b660:	1d19      	adds	r1, r3, #4
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	9103      	str	r1, [sp, #12]
 800b666:	2b00      	cmp	r3, #0
 800b668:	bfbb      	ittet	lt
 800b66a:	425b      	neglt	r3, r3
 800b66c:	f042 0202 	orrlt.w	r2, r2, #2
 800b670:	9307      	strge	r3, [sp, #28]
 800b672:	9307      	strlt	r3, [sp, #28]
 800b674:	bfb8      	it	lt
 800b676:	9204      	strlt	r2, [sp, #16]
 800b678:	7823      	ldrb	r3, [r4, #0]
 800b67a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b67c:	d10a      	bne.n	800b694 <_svfiprintf_r+0x130>
 800b67e:	7863      	ldrb	r3, [r4, #1]
 800b680:	2b2a      	cmp	r3, #42	@ 0x2a
 800b682:	d132      	bne.n	800b6ea <_svfiprintf_r+0x186>
 800b684:	9b03      	ldr	r3, [sp, #12]
 800b686:	1d1a      	adds	r2, r3, #4
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	9203      	str	r2, [sp, #12]
 800b68c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b690:	3402      	adds	r4, #2
 800b692:	9305      	str	r3, [sp, #20]
 800b694:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b758 <_svfiprintf_r+0x1f4>
 800b698:	7821      	ldrb	r1, [r4, #0]
 800b69a:	2203      	movs	r2, #3
 800b69c:	4650      	mov	r0, sl
 800b69e:	f7f4 fd97 	bl	80001d0 <memchr>
 800b6a2:	b138      	cbz	r0, 800b6b4 <_svfiprintf_r+0x150>
 800b6a4:	9b04      	ldr	r3, [sp, #16]
 800b6a6:	eba0 000a 	sub.w	r0, r0, sl
 800b6aa:	2240      	movs	r2, #64	@ 0x40
 800b6ac:	4082      	lsls	r2, r0
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	3401      	adds	r4, #1
 800b6b2:	9304      	str	r3, [sp, #16]
 800b6b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6b8:	4824      	ldr	r0, [pc, #144]	@ (800b74c <_svfiprintf_r+0x1e8>)
 800b6ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b6be:	2206      	movs	r2, #6
 800b6c0:	f7f4 fd86 	bl	80001d0 <memchr>
 800b6c4:	2800      	cmp	r0, #0
 800b6c6:	d036      	beq.n	800b736 <_svfiprintf_r+0x1d2>
 800b6c8:	4b21      	ldr	r3, [pc, #132]	@ (800b750 <_svfiprintf_r+0x1ec>)
 800b6ca:	bb1b      	cbnz	r3, 800b714 <_svfiprintf_r+0x1b0>
 800b6cc:	9b03      	ldr	r3, [sp, #12]
 800b6ce:	3307      	adds	r3, #7
 800b6d0:	f023 0307 	bic.w	r3, r3, #7
 800b6d4:	3308      	adds	r3, #8
 800b6d6:	9303      	str	r3, [sp, #12]
 800b6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6da:	4433      	add	r3, r6
 800b6dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6de:	e76a      	b.n	800b5b6 <_svfiprintf_r+0x52>
 800b6e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6e4:	460c      	mov	r4, r1
 800b6e6:	2001      	movs	r0, #1
 800b6e8:	e7a8      	b.n	800b63c <_svfiprintf_r+0xd8>
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	3401      	adds	r4, #1
 800b6ee:	9305      	str	r3, [sp, #20]
 800b6f0:	4619      	mov	r1, r3
 800b6f2:	f04f 0c0a 	mov.w	ip, #10
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6fc:	3a30      	subs	r2, #48	@ 0x30
 800b6fe:	2a09      	cmp	r2, #9
 800b700:	d903      	bls.n	800b70a <_svfiprintf_r+0x1a6>
 800b702:	2b00      	cmp	r3, #0
 800b704:	d0c6      	beq.n	800b694 <_svfiprintf_r+0x130>
 800b706:	9105      	str	r1, [sp, #20]
 800b708:	e7c4      	b.n	800b694 <_svfiprintf_r+0x130>
 800b70a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b70e:	4604      	mov	r4, r0
 800b710:	2301      	movs	r3, #1
 800b712:	e7f0      	b.n	800b6f6 <_svfiprintf_r+0x192>
 800b714:	ab03      	add	r3, sp, #12
 800b716:	9300      	str	r3, [sp, #0]
 800b718:	462a      	mov	r2, r5
 800b71a:	4b0e      	ldr	r3, [pc, #56]	@ (800b754 <_svfiprintf_r+0x1f0>)
 800b71c:	a904      	add	r1, sp, #16
 800b71e:	4638      	mov	r0, r7
 800b720:	f7fc fcca 	bl	80080b8 <_printf_float>
 800b724:	1c42      	adds	r2, r0, #1
 800b726:	4606      	mov	r6, r0
 800b728:	d1d6      	bne.n	800b6d8 <_svfiprintf_r+0x174>
 800b72a:	89ab      	ldrh	r3, [r5, #12]
 800b72c:	065b      	lsls	r3, r3, #25
 800b72e:	f53f af2d 	bmi.w	800b58c <_svfiprintf_r+0x28>
 800b732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b734:	e72c      	b.n	800b590 <_svfiprintf_r+0x2c>
 800b736:	ab03      	add	r3, sp, #12
 800b738:	9300      	str	r3, [sp, #0]
 800b73a:	462a      	mov	r2, r5
 800b73c:	4b05      	ldr	r3, [pc, #20]	@ (800b754 <_svfiprintf_r+0x1f0>)
 800b73e:	a904      	add	r1, sp, #16
 800b740:	4638      	mov	r0, r7
 800b742:	f7fc ff51 	bl	80085e8 <_printf_i>
 800b746:	e7ed      	b.n	800b724 <_svfiprintf_r+0x1c0>
 800b748:	0800f755 	.word	0x0800f755
 800b74c:	0800f75f 	.word	0x0800f75f
 800b750:	080080b9 	.word	0x080080b9
 800b754:	0800b4ad 	.word	0x0800b4ad
 800b758:	0800f75b 	.word	0x0800f75b

0800b75c <__sflush_r>:
 800b75c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b764:	0716      	lsls	r6, r2, #28
 800b766:	4605      	mov	r5, r0
 800b768:	460c      	mov	r4, r1
 800b76a:	d454      	bmi.n	800b816 <__sflush_r+0xba>
 800b76c:	684b      	ldr	r3, [r1, #4]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	dc02      	bgt.n	800b778 <__sflush_r+0x1c>
 800b772:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b774:	2b00      	cmp	r3, #0
 800b776:	dd48      	ble.n	800b80a <__sflush_r+0xae>
 800b778:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b77a:	2e00      	cmp	r6, #0
 800b77c:	d045      	beq.n	800b80a <__sflush_r+0xae>
 800b77e:	2300      	movs	r3, #0
 800b780:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b784:	682f      	ldr	r7, [r5, #0]
 800b786:	6a21      	ldr	r1, [r4, #32]
 800b788:	602b      	str	r3, [r5, #0]
 800b78a:	d030      	beq.n	800b7ee <__sflush_r+0x92>
 800b78c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b78e:	89a3      	ldrh	r3, [r4, #12]
 800b790:	0759      	lsls	r1, r3, #29
 800b792:	d505      	bpl.n	800b7a0 <__sflush_r+0x44>
 800b794:	6863      	ldr	r3, [r4, #4]
 800b796:	1ad2      	subs	r2, r2, r3
 800b798:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b79a:	b10b      	cbz	r3, 800b7a0 <__sflush_r+0x44>
 800b79c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b79e:	1ad2      	subs	r2, r2, r3
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b7a4:	6a21      	ldr	r1, [r4, #32]
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	47b0      	blx	r6
 800b7aa:	1c43      	adds	r3, r0, #1
 800b7ac:	89a3      	ldrh	r3, [r4, #12]
 800b7ae:	d106      	bne.n	800b7be <__sflush_r+0x62>
 800b7b0:	6829      	ldr	r1, [r5, #0]
 800b7b2:	291d      	cmp	r1, #29
 800b7b4:	d82b      	bhi.n	800b80e <__sflush_r+0xb2>
 800b7b6:	4a2a      	ldr	r2, [pc, #168]	@ (800b860 <__sflush_r+0x104>)
 800b7b8:	40ca      	lsrs	r2, r1
 800b7ba:	07d6      	lsls	r6, r2, #31
 800b7bc:	d527      	bpl.n	800b80e <__sflush_r+0xb2>
 800b7be:	2200      	movs	r2, #0
 800b7c0:	6062      	str	r2, [r4, #4]
 800b7c2:	04d9      	lsls	r1, r3, #19
 800b7c4:	6922      	ldr	r2, [r4, #16]
 800b7c6:	6022      	str	r2, [r4, #0]
 800b7c8:	d504      	bpl.n	800b7d4 <__sflush_r+0x78>
 800b7ca:	1c42      	adds	r2, r0, #1
 800b7cc:	d101      	bne.n	800b7d2 <__sflush_r+0x76>
 800b7ce:	682b      	ldr	r3, [r5, #0]
 800b7d0:	b903      	cbnz	r3, 800b7d4 <__sflush_r+0x78>
 800b7d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b7d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7d6:	602f      	str	r7, [r5, #0]
 800b7d8:	b1b9      	cbz	r1, 800b80a <__sflush_r+0xae>
 800b7da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7de:	4299      	cmp	r1, r3
 800b7e0:	d002      	beq.n	800b7e8 <__sflush_r+0x8c>
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	f7fe fa34 	bl	8009c50 <_free_r>
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7ec:	e00d      	b.n	800b80a <__sflush_r+0xae>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	4628      	mov	r0, r5
 800b7f2:	47b0      	blx	r6
 800b7f4:	4602      	mov	r2, r0
 800b7f6:	1c50      	adds	r0, r2, #1
 800b7f8:	d1c9      	bne.n	800b78e <__sflush_r+0x32>
 800b7fa:	682b      	ldr	r3, [r5, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d0c6      	beq.n	800b78e <__sflush_r+0x32>
 800b800:	2b1d      	cmp	r3, #29
 800b802:	d001      	beq.n	800b808 <__sflush_r+0xac>
 800b804:	2b16      	cmp	r3, #22
 800b806:	d11e      	bne.n	800b846 <__sflush_r+0xea>
 800b808:	602f      	str	r7, [r5, #0]
 800b80a:	2000      	movs	r0, #0
 800b80c:	e022      	b.n	800b854 <__sflush_r+0xf8>
 800b80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b812:	b21b      	sxth	r3, r3
 800b814:	e01b      	b.n	800b84e <__sflush_r+0xf2>
 800b816:	690f      	ldr	r7, [r1, #16]
 800b818:	2f00      	cmp	r7, #0
 800b81a:	d0f6      	beq.n	800b80a <__sflush_r+0xae>
 800b81c:	0793      	lsls	r3, r2, #30
 800b81e:	680e      	ldr	r6, [r1, #0]
 800b820:	bf08      	it	eq
 800b822:	694b      	ldreq	r3, [r1, #20]
 800b824:	600f      	str	r7, [r1, #0]
 800b826:	bf18      	it	ne
 800b828:	2300      	movne	r3, #0
 800b82a:	eba6 0807 	sub.w	r8, r6, r7
 800b82e:	608b      	str	r3, [r1, #8]
 800b830:	f1b8 0f00 	cmp.w	r8, #0
 800b834:	dde9      	ble.n	800b80a <__sflush_r+0xae>
 800b836:	6a21      	ldr	r1, [r4, #32]
 800b838:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b83a:	4643      	mov	r3, r8
 800b83c:	463a      	mov	r2, r7
 800b83e:	4628      	mov	r0, r5
 800b840:	47b0      	blx	r6
 800b842:	2800      	cmp	r0, #0
 800b844:	dc08      	bgt.n	800b858 <__sflush_r+0xfc>
 800b846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b84a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b84e:	81a3      	strh	r3, [r4, #12]
 800b850:	f04f 30ff 	mov.w	r0, #4294967295
 800b854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b858:	4407      	add	r7, r0
 800b85a:	eba8 0800 	sub.w	r8, r8, r0
 800b85e:	e7e7      	b.n	800b830 <__sflush_r+0xd4>
 800b860:	20400001 	.word	0x20400001

0800b864 <_fflush_r>:
 800b864:	b538      	push	{r3, r4, r5, lr}
 800b866:	690b      	ldr	r3, [r1, #16]
 800b868:	4605      	mov	r5, r0
 800b86a:	460c      	mov	r4, r1
 800b86c:	b913      	cbnz	r3, 800b874 <_fflush_r+0x10>
 800b86e:	2500      	movs	r5, #0
 800b870:	4628      	mov	r0, r5
 800b872:	bd38      	pop	{r3, r4, r5, pc}
 800b874:	b118      	cbz	r0, 800b87e <_fflush_r+0x1a>
 800b876:	6a03      	ldr	r3, [r0, #32]
 800b878:	b90b      	cbnz	r3, 800b87e <_fflush_r+0x1a>
 800b87a:	f7fd fa6d 	bl	8008d58 <__sinit>
 800b87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d0f3      	beq.n	800b86e <_fflush_r+0xa>
 800b886:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b888:	07d0      	lsls	r0, r2, #31
 800b88a:	d404      	bmi.n	800b896 <_fflush_r+0x32>
 800b88c:	0599      	lsls	r1, r3, #22
 800b88e:	d402      	bmi.n	800b896 <_fflush_r+0x32>
 800b890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b892:	f7fd fb7a 	bl	8008f8a <__retarget_lock_acquire_recursive>
 800b896:	4628      	mov	r0, r5
 800b898:	4621      	mov	r1, r4
 800b89a:	f7ff ff5f 	bl	800b75c <__sflush_r>
 800b89e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b8a0:	07da      	lsls	r2, r3, #31
 800b8a2:	4605      	mov	r5, r0
 800b8a4:	d4e4      	bmi.n	800b870 <_fflush_r+0xc>
 800b8a6:	89a3      	ldrh	r3, [r4, #12]
 800b8a8:	059b      	lsls	r3, r3, #22
 800b8aa:	d4e1      	bmi.n	800b870 <_fflush_r+0xc>
 800b8ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b8ae:	f7fd fb6d 	bl	8008f8c <__retarget_lock_release_recursive>
 800b8b2:	e7dd      	b.n	800b870 <_fflush_r+0xc>

0800b8b4 <memmove>:
 800b8b4:	4288      	cmp	r0, r1
 800b8b6:	b510      	push	{r4, lr}
 800b8b8:	eb01 0402 	add.w	r4, r1, r2
 800b8bc:	d902      	bls.n	800b8c4 <memmove+0x10>
 800b8be:	4284      	cmp	r4, r0
 800b8c0:	4623      	mov	r3, r4
 800b8c2:	d807      	bhi.n	800b8d4 <memmove+0x20>
 800b8c4:	1e43      	subs	r3, r0, #1
 800b8c6:	42a1      	cmp	r1, r4
 800b8c8:	d008      	beq.n	800b8dc <memmove+0x28>
 800b8ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8d2:	e7f8      	b.n	800b8c6 <memmove+0x12>
 800b8d4:	4402      	add	r2, r0
 800b8d6:	4601      	mov	r1, r0
 800b8d8:	428a      	cmp	r2, r1
 800b8da:	d100      	bne.n	800b8de <memmove+0x2a>
 800b8dc:	bd10      	pop	{r4, pc}
 800b8de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b8e6:	e7f7      	b.n	800b8d8 <memmove+0x24>

0800b8e8 <strncmp>:
 800b8e8:	b510      	push	{r4, lr}
 800b8ea:	b16a      	cbz	r2, 800b908 <strncmp+0x20>
 800b8ec:	3901      	subs	r1, #1
 800b8ee:	1884      	adds	r4, r0, r2
 800b8f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d103      	bne.n	800b904 <strncmp+0x1c>
 800b8fc:	42a0      	cmp	r0, r4
 800b8fe:	d001      	beq.n	800b904 <strncmp+0x1c>
 800b900:	2a00      	cmp	r2, #0
 800b902:	d1f5      	bne.n	800b8f0 <strncmp+0x8>
 800b904:	1ad0      	subs	r0, r2, r3
 800b906:	bd10      	pop	{r4, pc}
 800b908:	4610      	mov	r0, r2
 800b90a:	e7fc      	b.n	800b906 <strncmp+0x1e>

0800b90c <_sbrk_r>:
 800b90c:	b538      	push	{r3, r4, r5, lr}
 800b90e:	4d06      	ldr	r5, [pc, #24]	@ (800b928 <_sbrk_r+0x1c>)
 800b910:	2300      	movs	r3, #0
 800b912:	4604      	mov	r4, r0
 800b914:	4608      	mov	r0, r1
 800b916:	602b      	str	r3, [r5, #0]
 800b918:	f7f6 ffa2 	bl	8002860 <_sbrk>
 800b91c:	1c43      	adds	r3, r0, #1
 800b91e:	d102      	bne.n	800b926 <_sbrk_r+0x1a>
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	b103      	cbz	r3, 800b926 <_sbrk_r+0x1a>
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	bd38      	pop	{r3, r4, r5, pc}
 800b928:	20000690 	.word	0x20000690

0800b92c <memcpy>:
 800b92c:	440a      	add	r2, r1
 800b92e:	4291      	cmp	r1, r2
 800b930:	f100 33ff 	add.w	r3, r0, #4294967295
 800b934:	d100      	bne.n	800b938 <memcpy+0xc>
 800b936:	4770      	bx	lr
 800b938:	b510      	push	{r4, lr}
 800b93a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b93e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b942:	4291      	cmp	r1, r2
 800b944:	d1f9      	bne.n	800b93a <memcpy+0xe>
 800b946:	bd10      	pop	{r4, pc}

0800b948 <nan>:
 800b948:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b950 <nan+0x8>
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	00000000 	.word	0x00000000
 800b954:	7ff80000 	.word	0x7ff80000

0800b958 <__assert_func>:
 800b958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b95a:	4614      	mov	r4, r2
 800b95c:	461a      	mov	r2, r3
 800b95e:	4b09      	ldr	r3, [pc, #36]	@ (800b984 <__assert_func+0x2c>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4605      	mov	r5, r0
 800b964:	68d8      	ldr	r0, [r3, #12]
 800b966:	b14c      	cbz	r4, 800b97c <__assert_func+0x24>
 800b968:	4b07      	ldr	r3, [pc, #28]	@ (800b988 <__assert_func+0x30>)
 800b96a:	9100      	str	r1, [sp, #0]
 800b96c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b970:	4906      	ldr	r1, [pc, #24]	@ (800b98c <__assert_func+0x34>)
 800b972:	462b      	mov	r3, r5
 800b974:	f000 fba8 	bl	800c0c8 <fiprintf>
 800b978:	f000 fbb8 	bl	800c0ec <abort>
 800b97c:	4b04      	ldr	r3, [pc, #16]	@ (800b990 <__assert_func+0x38>)
 800b97e:	461c      	mov	r4, r3
 800b980:	e7f3      	b.n	800b96a <__assert_func+0x12>
 800b982:	bf00      	nop
 800b984:	20000020 	.word	0x20000020
 800b988:	0800f76e 	.word	0x0800f76e
 800b98c:	0800f77b 	.word	0x0800f77b
 800b990:	0800f7a9 	.word	0x0800f7a9

0800b994 <_calloc_r>:
 800b994:	b570      	push	{r4, r5, r6, lr}
 800b996:	fba1 5402 	umull	r5, r4, r1, r2
 800b99a:	b934      	cbnz	r4, 800b9aa <_calloc_r+0x16>
 800b99c:	4629      	mov	r1, r5
 800b99e:	f7fe f9cb 	bl	8009d38 <_malloc_r>
 800b9a2:	4606      	mov	r6, r0
 800b9a4:	b928      	cbnz	r0, 800b9b2 <_calloc_r+0x1e>
 800b9a6:	4630      	mov	r0, r6
 800b9a8:	bd70      	pop	{r4, r5, r6, pc}
 800b9aa:	220c      	movs	r2, #12
 800b9ac:	6002      	str	r2, [r0, #0]
 800b9ae:	2600      	movs	r6, #0
 800b9b0:	e7f9      	b.n	800b9a6 <_calloc_r+0x12>
 800b9b2:	462a      	mov	r2, r5
 800b9b4:	4621      	mov	r1, r4
 800b9b6:	f7fd fa6a 	bl	8008e8e <memset>
 800b9ba:	e7f4      	b.n	800b9a6 <_calloc_r+0x12>

0800b9bc <rshift>:
 800b9bc:	6903      	ldr	r3, [r0, #16]
 800b9be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b9c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b9ca:	f100 0414 	add.w	r4, r0, #20
 800b9ce:	dd45      	ble.n	800ba5c <rshift+0xa0>
 800b9d0:	f011 011f 	ands.w	r1, r1, #31
 800b9d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b9d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b9dc:	d10c      	bne.n	800b9f8 <rshift+0x3c>
 800b9de:	f100 0710 	add.w	r7, r0, #16
 800b9e2:	4629      	mov	r1, r5
 800b9e4:	42b1      	cmp	r1, r6
 800b9e6:	d334      	bcc.n	800ba52 <rshift+0x96>
 800b9e8:	1a9b      	subs	r3, r3, r2
 800b9ea:	009b      	lsls	r3, r3, #2
 800b9ec:	1eea      	subs	r2, r5, #3
 800b9ee:	4296      	cmp	r6, r2
 800b9f0:	bf38      	it	cc
 800b9f2:	2300      	movcc	r3, #0
 800b9f4:	4423      	add	r3, r4
 800b9f6:	e015      	b.n	800ba24 <rshift+0x68>
 800b9f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b9fc:	f1c1 0820 	rsb	r8, r1, #32
 800ba00:	40cf      	lsrs	r7, r1
 800ba02:	f105 0e04 	add.w	lr, r5, #4
 800ba06:	46a1      	mov	r9, r4
 800ba08:	4576      	cmp	r6, lr
 800ba0a:	46f4      	mov	ip, lr
 800ba0c:	d815      	bhi.n	800ba3a <rshift+0x7e>
 800ba0e:	1a9a      	subs	r2, r3, r2
 800ba10:	0092      	lsls	r2, r2, #2
 800ba12:	3a04      	subs	r2, #4
 800ba14:	3501      	adds	r5, #1
 800ba16:	42ae      	cmp	r6, r5
 800ba18:	bf38      	it	cc
 800ba1a:	2200      	movcc	r2, #0
 800ba1c:	18a3      	adds	r3, r4, r2
 800ba1e:	50a7      	str	r7, [r4, r2]
 800ba20:	b107      	cbz	r7, 800ba24 <rshift+0x68>
 800ba22:	3304      	adds	r3, #4
 800ba24:	1b1a      	subs	r2, r3, r4
 800ba26:	42a3      	cmp	r3, r4
 800ba28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba2c:	bf08      	it	eq
 800ba2e:	2300      	moveq	r3, #0
 800ba30:	6102      	str	r2, [r0, #16]
 800ba32:	bf08      	it	eq
 800ba34:	6143      	streq	r3, [r0, #20]
 800ba36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba3a:	f8dc c000 	ldr.w	ip, [ip]
 800ba3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba42:	ea4c 0707 	orr.w	r7, ip, r7
 800ba46:	f849 7b04 	str.w	r7, [r9], #4
 800ba4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba4e:	40cf      	lsrs	r7, r1
 800ba50:	e7da      	b.n	800ba08 <rshift+0x4c>
 800ba52:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba56:	f847 cf04 	str.w	ip, [r7, #4]!
 800ba5a:	e7c3      	b.n	800b9e4 <rshift+0x28>
 800ba5c:	4623      	mov	r3, r4
 800ba5e:	e7e1      	b.n	800ba24 <rshift+0x68>

0800ba60 <__hexdig_fun>:
 800ba60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ba64:	2b09      	cmp	r3, #9
 800ba66:	d802      	bhi.n	800ba6e <__hexdig_fun+0xe>
 800ba68:	3820      	subs	r0, #32
 800ba6a:	b2c0      	uxtb	r0, r0
 800ba6c:	4770      	bx	lr
 800ba6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ba72:	2b05      	cmp	r3, #5
 800ba74:	d801      	bhi.n	800ba7a <__hexdig_fun+0x1a>
 800ba76:	3847      	subs	r0, #71	@ 0x47
 800ba78:	e7f7      	b.n	800ba6a <__hexdig_fun+0xa>
 800ba7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ba7e:	2b05      	cmp	r3, #5
 800ba80:	d801      	bhi.n	800ba86 <__hexdig_fun+0x26>
 800ba82:	3827      	subs	r0, #39	@ 0x27
 800ba84:	e7f1      	b.n	800ba6a <__hexdig_fun+0xa>
 800ba86:	2000      	movs	r0, #0
 800ba88:	4770      	bx	lr
	...

0800ba8c <__gethex>:
 800ba8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba90:	b085      	sub	sp, #20
 800ba92:	468a      	mov	sl, r1
 800ba94:	9302      	str	r3, [sp, #8]
 800ba96:	680b      	ldr	r3, [r1, #0]
 800ba98:	9001      	str	r0, [sp, #4]
 800ba9a:	4690      	mov	r8, r2
 800ba9c:	1c9c      	adds	r4, r3, #2
 800ba9e:	46a1      	mov	r9, r4
 800baa0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800baa4:	2830      	cmp	r0, #48	@ 0x30
 800baa6:	d0fa      	beq.n	800ba9e <__gethex+0x12>
 800baa8:	eba9 0303 	sub.w	r3, r9, r3
 800baac:	f1a3 0b02 	sub.w	fp, r3, #2
 800bab0:	f7ff ffd6 	bl	800ba60 <__hexdig_fun>
 800bab4:	4605      	mov	r5, r0
 800bab6:	2800      	cmp	r0, #0
 800bab8:	d168      	bne.n	800bb8c <__gethex+0x100>
 800baba:	49a0      	ldr	r1, [pc, #640]	@ (800bd3c <__gethex+0x2b0>)
 800babc:	2201      	movs	r2, #1
 800babe:	4648      	mov	r0, r9
 800bac0:	f7ff ff12 	bl	800b8e8 <strncmp>
 800bac4:	4607      	mov	r7, r0
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d167      	bne.n	800bb9a <__gethex+0x10e>
 800baca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bace:	4626      	mov	r6, r4
 800bad0:	f7ff ffc6 	bl	800ba60 <__hexdig_fun>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d062      	beq.n	800bb9e <__gethex+0x112>
 800bad8:	4623      	mov	r3, r4
 800bada:	7818      	ldrb	r0, [r3, #0]
 800badc:	2830      	cmp	r0, #48	@ 0x30
 800bade:	4699      	mov	r9, r3
 800bae0:	f103 0301 	add.w	r3, r3, #1
 800bae4:	d0f9      	beq.n	800bada <__gethex+0x4e>
 800bae6:	f7ff ffbb 	bl	800ba60 <__hexdig_fun>
 800baea:	fab0 f580 	clz	r5, r0
 800baee:	096d      	lsrs	r5, r5, #5
 800baf0:	f04f 0b01 	mov.w	fp, #1
 800baf4:	464a      	mov	r2, r9
 800baf6:	4616      	mov	r6, r2
 800baf8:	3201      	adds	r2, #1
 800bafa:	7830      	ldrb	r0, [r6, #0]
 800bafc:	f7ff ffb0 	bl	800ba60 <__hexdig_fun>
 800bb00:	2800      	cmp	r0, #0
 800bb02:	d1f8      	bne.n	800baf6 <__gethex+0x6a>
 800bb04:	498d      	ldr	r1, [pc, #564]	@ (800bd3c <__gethex+0x2b0>)
 800bb06:	2201      	movs	r2, #1
 800bb08:	4630      	mov	r0, r6
 800bb0a:	f7ff feed 	bl	800b8e8 <strncmp>
 800bb0e:	2800      	cmp	r0, #0
 800bb10:	d13f      	bne.n	800bb92 <__gethex+0x106>
 800bb12:	b944      	cbnz	r4, 800bb26 <__gethex+0x9a>
 800bb14:	1c74      	adds	r4, r6, #1
 800bb16:	4622      	mov	r2, r4
 800bb18:	4616      	mov	r6, r2
 800bb1a:	3201      	adds	r2, #1
 800bb1c:	7830      	ldrb	r0, [r6, #0]
 800bb1e:	f7ff ff9f 	bl	800ba60 <__hexdig_fun>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	d1f8      	bne.n	800bb18 <__gethex+0x8c>
 800bb26:	1ba4      	subs	r4, r4, r6
 800bb28:	00a7      	lsls	r7, r4, #2
 800bb2a:	7833      	ldrb	r3, [r6, #0]
 800bb2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bb30:	2b50      	cmp	r3, #80	@ 0x50
 800bb32:	d13e      	bne.n	800bbb2 <__gethex+0x126>
 800bb34:	7873      	ldrb	r3, [r6, #1]
 800bb36:	2b2b      	cmp	r3, #43	@ 0x2b
 800bb38:	d033      	beq.n	800bba2 <__gethex+0x116>
 800bb3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb3c:	d034      	beq.n	800bba8 <__gethex+0x11c>
 800bb3e:	1c71      	adds	r1, r6, #1
 800bb40:	2400      	movs	r4, #0
 800bb42:	7808      	ldrb	r0, [r1, #0]
 800bb44:	f7ff ff8c 	bl	800ba60 <__hexdig_fun>
 800bb48:	1e43      	subs	r3, r0, #1
 800bb4a:	b2db      	uxtb	r3, r3
 800bb4c:	2b18      	cmp	r3, #24
 800bb4e:	d830      	bhi.n	800bbb2 <__gethex+0x126>
 800bb50:	f1a0 0210 	sub.w	r2, r0, #16
 800bb54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb58:	f7ff ff82 	bl	800ba60 <__hexdig_fun>
 800bb5c:	f100 3cff 	add.w	ip, r0, #4294967295
 800bb60:	fa5f fc8c 	uxtb.w	ip, ip
 800bb64:	f1bc 0f18 	cmp.w	ip, #24
 800bb68:	f04f 030a 	mov.w	r3, #10
 800bb6c:	d91e      	bls.n	800bbac <__gethex+0x120>
 800bb6e:	b104      	cbz	r4, 800bb72 <__gethex+0xe6>
 800bb70:	4252      	negs	r2, r2
 800bb72:	4417      	add	r7, r2
 800bb74:	f8ca 1000 	str.w	r1, [sl]
 800bb78:	b1ed      	cbz	r5, 800bbb6 <__gethex+0x12a>
 800bb7a:	f1bb 0f00 	cmp.w	fp, #0
 800bb7e:	bf0c      	ite	eq
 800bb80:	2506      	moveq	r5, #6
 800bb82:	2500      	movne	r5, #0
 800bb84:	4628      	mov	r0, r5
 800bb86:	b005      	add	sp, #20
 800bb88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb8c:	2500      	movs	r5, #0
 800bb8e:	462c      	mov	r4, r5
 800bb90:	e7b0      	b.n	800baf4 <__gethex+0x68>
 800bb92:	2c00      	cmp	r4, #0
 800bb94:	d1c7      	bne.n	800bb26 <__gethex+0x9a>
 800bb96:	4627      	mov	r7, r4
 800bb98:	e7c7      	b.n	800bb2a <__gethex+0x9e>
 800bb9a:	464e      	mov	r6, r9
 800bb9c:	462f      	mov	r7, r5
 800bb9e:	2501      	movs	r5, #1
 800bba0:	e7c3      	b.n	800bb2a <__gethex+0x9e>
 800bba2:	2400      	movs	r4, #0
 800bba4:	1cb1      	adds	r1, r6, #2
 800bba6:	e7cc      	b.n	800bb42 <__gethex+0xb6>
 800bba8:	2401      	movs	r4, #1
 800bbaa:	e7fb      	b.n	800bba4 <__gethex+0x118>
 800bbac:	fb03 0002 	mla	r0, r3, r2, r0
 800bbb0:	e7ce      	b.n	800bb50 <__gethex+0xc4>
 800bbb2:	4631      	mov	r1, r6
 800bbb4:	e7de      	b.n	800bb74 <__gethex+0xe8>
 800bbb6:	eba6 0309 	sub.w	r3, r6, r9
 800bbba:	3b01      	subs	r3, #1
 800bbbc:	4629      	mov	r1, r5
 800bbbe:	2b07      	cmp	r3, #7
 800bbc0:	dc0a      	bgt.n	800bbd8 <__gethex+0x14c>
 800bbc2:	9801      	ldr	r0, [sp, #4]
 800bbc4:	f7fe f944 	bl	8009e50 <_Balloc>
 800bbc8:	4604      	mov	r4, r0
 800bbca:	b940      	cbnz	r0, 800bbde <__gethex+0x152>
 800bbcc:	4b5c      	ldr	r3, [pc, #368]	@ (800bd40 <__gethex+0x2b4>)
 800bbce:	4602      	mov	r2, r0
 800bbd0:	21e4      	movs	r1, #228	@ 0xe4
 800bbd2:	485c      	ldr	r0, [pc, #368]	@ (800bd44 <__gethex+0x2b8>)
 800bbd4:	f7ff fec0 	bl	800b958 <__assert_func>
 800bbd8:	3101      	adds	r1, #1
 800bbda:	105b      	asrs	r3, r3, #1
 800bbdc:	e7ef      	b.n	800bbbe <__gethex+0x132>
 800bbde:	f100 0a14 	add.w	sl, r0, #20
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	4655      	mov	r5, sl
 800bbe6:	469b      	mov	fp, r3
 800bbe8:	45b1      	cmp	r9, r6
 800bbea:	d337      	bcc.n	800bc5c <__gethex+0x1d0>
 800bbec:	f845 bb04 	str.w	fp, [r5], #4
 800bbf0:	eba5 050a 	sub.w	r5, r5, sl
 800bbf4:	10ad      	asrs	r5, r5, #2
 800bbf6:	6125      	str	r5, [r4, #16]
 800bbf8:	4658      	mov	r0, fp
 800bbfa:	f7fe fa1b 	bl	800a034 <__hi0bits>
 800bbfe:	016d      	lsls	r5, r5, #5
 800bc00:	f8d8 6000 	ldr.w	r6, [r8]
 800bc04:	1a2d      	subs	r5, r5, r0
 800bc06:	42b5      	cmp	r5, r6
 800bc08:	dd54      	ble.n	800bcb4 <__gethex+0x228>
 800bc0a:	1bad      	subs	r5, r5, r6
 800bc0c:	4629      	mov	r1, r5
 800bc0e:	4620      	mov	r0, r4
 800bc10:	f7fe fda7 	bl	800a762 <__any_on>
 800bc14:	4681      	mov	r9, r0
 800bc16:	b178      	cbz	r0, 800bc38 <__gethex+0x1ac>
 800bc18:	1e6b      	subs	r3, r5, #1
 800bc1a:	1159      	asrs	r1, r3, #5
 800bc1c:	f003 021f 	and.w	r2, r3, #31
 800bc20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bc24:	f04f 0901 	mov.w	r9, #1
 800bc28:	fa09 f202 	lsl.w	r2, r9, r2
 800bc2c:	420a      	tst	r2, r1
 800bc2e:	d003      	beq.n	800bc38 <__gethex+0x1ac>
 800bc30:	454b      	cmp	r3, r9
 800bc32:	dc36      	bgt.n	800bca2 <__gethex+0x216>
 800bc34:	f04f 0902 	mov.w	r9, #2
 800bc38:	4629      	mov	r1, r5
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	f7ff febe 	bl	800b9bc <rshift>
 800bc40:	442f      	add	r7, r5
 800bc42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc46:	42bb      	cmp	r3, r7
 800bc48:	da42      	bge.n	800bcd0 <__gethex+0x244>
 800bc4a:	9801      	ldr	r0, [sp, #4]
 800bc4c:	4621      	mov	r1, r4
 800bc4e:	f7fe f93f 	bl	8009ed0 <_Bfree>
 800bc52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc54:	2300      	movs	r3, #0
 800bc56:	6013      	str	r3, [r2, #0]
 800bc58:	25a3      	movs	r5, #163	@ 0xa3
 800bc5a:	e793      	b.n	800bb84 <__gethex+0xf8>
 800bc5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bc60:	2a2e      	cmp	r2, #46	@ 0x2e
 800bc62:	d012      	beq.n	800bc8a <__gethex+0x1fe>
 800bc64:	2b20      	cmp	r3, #32
 800bc66:	d104      	bne.n	800bc72 <__gethex+0x1e6>
 800bc68:	f845 bb04 	str.w	fp, [r5], #4
 800bc6c:	f04f 0b00 	mov.w	fp, #0
 800bc70:	465b      	mov	r3, fp
 800bc72:	7830      	ldrb	r0, [r6, #0]
 800bc74:	9303      	str	r3, [sp, #12]
 800bc76:	f7ff fef3 	bl	800ba60 <__hexdig_fun>
 800bc7a:	9b03      	ldr	r3, [sp, #12]
 800bc7c:	f000 000f 	and.w	r0, r0, #15
 800bc80:	4098      	lsls	r0, r3
 800bc82:	ea4b 0b00 	orr.w	fp, fp, r0
 800bc86:	3304      	adds	r3, #4
 800bc88:	e7ae      	b.n	800bbe8 <__gethex+0x15c>
 800bc8a:	45b1      	cmp	r9, r6
 800bc8c:	d8ea      	bhi.n	800bc64 <__gethex+0x1d8>
 800bc8e:	492b      	ldr	r1, [pc, #172]	@ (800bd3c <__gethex+0x2b0>)
 800bc90:	9303      	str	r3, [sp, #12]
 800bc92:	2201      	movs	r2, #1
 800bc94:	4630      	mov	r0, r6
 800bc96:	f7ff fe27 	bl	800b8e8 <strncmp>
 800bc9a:	9b03      	ldr	r3, [sp, #12]
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	d1e1      	bne.n	800bc64 <__gethex+0x1d8>
 800bca0:	e7a2      	b.n	800bbe8 <__gethex+0x15c>
 800bca2:	1ea9      	subs	r1, r5, #2
 800bca4:	4620      	mov	r0, r4
 800bca6:	f7fe fd5c 	bl	800a762 <__any_on>
 800bcaa:	2800      	cmp	r0, #0
 800bcac:	d0c2      	beq.n	800bc34 <__gethex+0x1a8>
 800bcae:	f04f 0903 	mov.w	r9, #3
 800bcb2:	e7c1      	b.n	800bc38 <__gethex+0x1ac>
 800bcb4:	da09      	bge.n	800bcca <__gethex+0x23e>
 800bcb6:	1b75      	subs	r5, r6, r5
 800bcb8:	4621      	mov	r1, r4
 800bcba:	9801      	ldr	r0, [sp, #4]
 800bcbc:	462a      	mov	r2, r5
 800bcbe:	f7fe fb17 	bl	800a2f0 <__lshift>
 800bcc2:	1b7f      	subs	r7, r7, r5
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	f100 0a14 	add.w	sl, r0, #20
 800bcca:	f04f 0900 	mov.w	r9, #0
 800bcce:	e7b8      	b.n	800bc42 <__gethex+0x1b6>
 800bcd0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bcd4:	42bd      	cmp	r5, r7
 800bcd6:	dd6f      	ble.n	800bdb8 <__gethex+0x32c>
 800bcd8:	1bed      	subs	r5, r5, r7
 800bcda:	42ae      	cmp	r6, r5
 800bcdc:	dc34      	bgt.n	800bd48 <__gethex+0x2bc>
 800bcde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bce2:	2b02      	cmp	r3, #2
 800bce4:	d022      	beq.n	800bd2c <__gethex+0x2a0>
 800bce6:	2b03      	cmp	r3, #3
 800bce8:	d024      	beq.n	800bd34 <__gethex+0x2a8>
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d115      	bne.n	800bd1a <__gethex+0x28e>
 800bcee:	42ae      	cmp	r6, r5
 800bcf0:	d113      	bne.n	800bd1a <__gethex+0x28e>
 800bcf2:	2e01      	cmp	r6, #1
 800bcf4:	d10b      	bne.n	800bd0e <__gethex+0x282>
 800bcf6:	9a02      	ldr	r2, [sp, #8]
 800bcf8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bcfc:	6013      	str	r3, [r2, #0]
 800bcfe:	2301      	movs	r3, #1
 800bd00:	6123      	str	r3, [r4, #16]
 800bd02:	f8ca 3000 	str.w	r3, [sl]
 800bd06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd08:	2562      	movs	r5, #98	@ 0x62
 800bd0a:	601c      	str	r4, [r3, #0]
 800bd0c:	e73a      	b.n	800bb84 <__gethex+0xf8>
 800bd0e:	1e71      	subs	r1, r6, #1
 800bd10:	4620      	mov	r0, r4
 800bd12:	f7fe fd26 	bl	800a762 <__any_on>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d1ed      	bne.n	800bcf6 <__gethex+0x26a>
 800bd1a:	9801      	ldr	r0, [sp, #4]
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	f7fe f8d7 	bl	8009ed0 <_Bfree>
 800bd22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd24:	2300      	movs	r3, #0
 800bd26:	6013      	str	r3, [r2, #0]
 800bd28:	2550      	movs	r5, #80	@ 0x50
 800bd2a:	e72b      	b.n	800bb84 <__gethex+0xf8>
 800bd2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d1f3      	bne.n	800bd1a <__gethex+0x28e>
 800bd32:	e7e0      	b.n	800bcf6 <__gethex+0x26a>
 800bd34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1dd      	bne.n	800bcf6 <__gethex+0x26a>
 800bd3a:	e7ee      	b.n	800bd1a <__gethex+0x28e>
 800bd3c:	0800f753 	.word	0x0800f753
 800bd40:	0800f6e9 	.word	0x0800f6e9
 800bd44:	0800f7aa 	.word	0x0800f7aa
 800bd48:	1e6f      	subs	r7, r5, #1
 800bd4a:	f1b9 0f00 	cmp.w	r9, #0
 800bd4e:	d130      	bne.n	800bdb2 <__gethex+0x326>
 800bd50:	b127      	cbz	r7, 800bd5c <__gethex+0x2d0>
 800bd52:	4639      	mov	r1, r7
 800bd54:	4620      	mov	r0, r4
 800bd56:	f7fe fd04 	bl	800a762 <__any_on>
 800bd5a:	4681      	mov	r9, r0
 800bd5c:	117a      	asrs	r2, r7, #5
 800bd5e:	2301      	movs	r3, #1
 800bd60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bd64:	f007 071f 	and.w	r7, r7, #31
 800bd68:	40bb      	lsls	r3, r7
 800bd6a:	4213      	tst	r3, r2
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	4620      	mov	r0, r4
 800bd70:	bf18      	it	ne
 800bd72:	f049 0902 	orrne.w	r9, r9, #2
 800bd76:	f7ff fe21 	bl	800b9bc <rshift>
 800bd7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bd7e:	1b76      	subs	r6, r6, r5
 800bd80:	2502      	movs	r5, #2
 800bd82:	f1b9 0f00 	cmp.w	r9, #0
 800bd86:	d047      	beq.n	800be18 <__gethex+0x38c>
 800bd88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd8c:	2b02      	cmp	r3, #2
 800bd8e:	d015      	beq.n	800bdbc <__gethex+0x330>
 800bd90:	2b03      	cmp	r3, #3
 800bd92:	d017      	beq.n	800bdc4 <__gethex+0x338>
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d109      	bne.n	800bdac <__gethex+0x320>
 800bd98:	f019 0f02 	tst.w	r9, #2
 800bd9c:	d006      	beq.n	800bdac <__gethex+0x320>
 800bd9e:	f8da 3000 	ldr.w	r3, [sl]
 800bda2:	ea49 0903 	orr.w	r9, r9, r3
 800bda6:	f019 0f01 	tst.w	r9, #1
 800bdaa:	d10e      	bne.n	800bdca <__gethex+0x33e>
 800bdac:	f045 0510 	orr.w	r5, r5, #16
 800bdb0:	e032      	b.n	800be18 <__gethex+0x38c>
 800bdb2:	f04f 0901 	mov.w	r9, #1
 800bdb6:	e7d1      	b.n	800bd5c <__gethex+0x2d0>
 800bdb8:	2501      	movs	r5, #1
 800bdba:	e7e2      	b.n	800bd82 <__gethex+0x2f6>
 800bdbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdbe:	f1c3 0301 	rsb	r3, r3, #1
 800bdc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bdc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d0f0      	beq.n	800bdac <__gethex+0x320>
 800bdca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bdce:	f104 0314 	add.w	r3, r4, #20
 800bdd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bdd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bdda:	f04f 0c00 	mov.w	ip, #0
 800bdde:	4618      	mov	r0, r3
 800bde0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bde4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bde8:	d01b      	beq.n	800be22 <__gethex+0x396>
 800bdea:	3201      	adds	r2, #1
 800bdec:	6002      	str	r2, [r0, #0]
 800bdee:	2d02      	cmp	r5, #2
 800bdf0:	f104 0314 	add.w	r3, r4, #20
 800bdf4:	d13c      	bne.n	800be70 <__gethex+0x3e4>
 800bdf6:	f8d8 2000 	ldr.w	r2, [r8]
 800bdfa:	3a01      	subs	r2, #1
 800bdfc:	42b2      	cmp	r2, r6
 800bdfe:	d109      	bne.n	800be14 <__gethex+0x388>
 800be00:	1171      	asrs	r1, r6, #5
 800be02:	2201      	movs	r2, #1
 800be04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be08:	f006 061f 	and.w	r6, r6, #31
 800be0c:	fa02 f606 	lsl.w	r6, r2, r6
 800be10:	421e      	tst	r6, r3
 800be12:	d13a      	bne.n	800be8a <__gethex+0x3fe>
 800be14:	f045 0520 	orr.w	r5, r5, #32
 800be18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be1a:	601c      	str	r4, [r3, #0]
 800be1c:	9b02      	ldr	r3, [sp, #8]
 800be1e:	601f      	str	r7, [r3, #0]
 800be20:	e6b0      	b.n	800bb84 <__gethex+0xf8>
 800be22:	4299      	cmp	r1, r3
 800be24:	f843 cc04 	str.w	ip, [r3, #-4]
 800be28:	d8d9      	bhi.n	800bdde <__gethex+0x352>
 800be2a:	68a3      	ldr	r3, [r4, #8]
 800be2c:	459b      	cmp	fp, r3
 800be2e:	db17      	blt.n	800be60 <__gethex+0x3d4>
 800be30:	6861      	ldr	r1, [r4, #4]
 800be32:	9801      	ldr	r0, [sp, #4]
 800be34:	3101      	adds	r1, #1
 800be36:	f7fe f80b 	bl	8009e50 <_Balloc>
 800be3a:	4681      	mov	r9, r0
 800be3c:	b918      	cbnz	r0, 800be46 <__gethex+0x3ba>
 800be3e:	4b1a      	ldr	r3, [pc, #104]	@ (800bea8 <__gethex+0x41c>)
 800be40:	4602      	mov	r2, r0
 800be42:	2184      	movs	r1, #132	@ 0x84
 800be44:	e6c5      	b.n	800bbd2 <__gethex+0x146>
 800be46:	6922      	ldr	r2, [r4, #16]
 800be48:	3202      	adds	r2, #2
 800be4a:	f104 010c 	add.w	r1, r4, #12
 800be4e:	0092      	lsls	r2, r2, #2
 800be50:	300c      	adds	r0, #12
 800be52:	f7ff fd6b 	bl	800b92c <memcpy>
 800be56:	4621      	mov	r1, r4
 800be58:	9801      	ldr	r0, [sp, #4]
 800be5a:	f7fe f839 	bl	8009ed0 <_Bfree>
 800be5e:	464c      	mov	r4, r9
 800be60:	6923      	ldr	r3, [r4, #16]
 800be62:	1c5a      	adds	r2, r3, #1
 800be64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be68:	6122      	str	r2, [r4, #16]
 800be6a:	2201      	movs	r2, #1
 800be6c:	615a      	str	r2, [r3, #20]
 800be6e:	e7be      	b.n	800bdee <__gethex+0x362>
 800be70:	6922      	ldr	r2, [r4, #16]
 800be72:	455a      	cmp	r2, fp
 800be74:	dd0b      	ble.n	800be8e <__gethex+0x402>
 800be76:	2101      	movs	r1, #1
 800be78:	4620      	mov	r0, r4
 800be7a:	f7ff fd9f 	bl	800b9bc <rshift>
 800be7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be82:	3701      	adds	r7, #1
 800be84:	42bb      	cmp	r3, r7
 800be86:	f6ff aee0 	blt.w	800bc4a <__gethex+0x1be>
 800be8a:	2501      	movs	r5, #1
 800be8c:	e7c2      	b.n	800be14 <__gethex+0x388>
 800be8e:	f016 061f 	ands.w	r6, r6, #31
 800be92:	d0fa      	beq.n	800be8a <__gethex+0x3fe>
 800be94:	4453      	add	r3, sl
 800be96:	f1c6 0620 	rsb	r6, r6, #32
 800be9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800be9e:	f7fe f8c9 	bl	800a034 <__hi0bits>
 800bea2:	42b0      	cmp	r0, r6
 800bea4:	dbe7      	blt.n	800be76 <__gethex+0x3ea>
 800bea6:	e7f0      	b.n	800be8a <__gethex+0x3fe>
 800bea8:	0800f6e9 	.word	0x0800f6e9

0800beac <L_shift>:
 800beac:	f1c2 0208 	rsb	r2, r2, #8
 800beb0:	0092      	lsls	r2, r2, #2
 800beb2:	b570      	push	{r4, r5, r6, lr}
 800beb4:	f1c2 0620 	rsb	r6, r2, #32
 800beb8:	6843      	ldr	r3, [r0, #4]
 800beba:	6804      	ldr	r4, [r0, #0]
 800bebc:	fa03 f506 	lsl.w	r5, r3, r6
 800bec0:	432c      	orrs	r4, r5
 800bec2:	40d3      	lsrs	r3, r2
 800bec4:	6004      	str	r4, [r0, #0]
 800bec6:	f840 3f04 	str.w	r3, [r0, #4]!
 800beca:	4288      	cmp	r0, r1
 800becc:	d3f4      	bcc.n	800beb8 <L_shift+0xc>
 800bece:	bd70      	pop	{r4, r5, r6, pc}

0800bed0 <__match>:
 800bed0:	b530      	push	{r4, r5, lr}
 800bed2:	6803      	ldr	r3, [r0, #0]
 800bed4:	3301      	adds	r3, #1
 800bed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800beda:	b914      	cbnz	r4, 800bee2 <__match+0x12>
 800bedc:	6003      	str	r3, [r0, #0]
 800bede:	2001      	movs	r0, #1
 800bee0:	bd30      	pop	{r4, r5, pc}
 800bee2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bee6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800beea:	2d19      	cmp	r5, #25
 800beec:	bf98      	it	ls
 800beee:	3220      	addls	r2, #32
 800bef0:	42a2      	cmp	r2, r4
 800bef2:	d0f0      	beq.n	800bed6 <__match+0x6>
 800bef4:	2000      	movs	r0, #0
 800bef6:	e7f3      	b.n	800bee0 <__match+0x10>

0800bef8 <__hexnan>:
 800bef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800befc:	680b      	ldr	r3, [r1, #0]
 800befe:	6801      	ldr	r1, [r0, #0]
 800bf00:	115e      	asrs	r6, r3, #5
 800bf02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf06:	f013 031f 	ands.w	r3, r3, #31
 800bf0a:	b087      	sub	sp, #28
 800bf0c:	bf18      	it	ne
 800bf0e:	3604      	addne	r6, #4
 800bf10:	2500      	movs	r5, #0
 800bf12:	1f37      	subs	r7, r6, #4
 800bf14:	4682      	mov	sl, r0
 800bf16:	4690      	mov	r8, r2
 800bf18:	9301      	str	r3, [sp, #4]
 800bf1a:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf1e:	46b9      	mov	r9, r7
 800bf20:	463c      	mov	r4, r7
 800bf22:	9502      	str	r5, [sp, #8]
 800bf24:	46ab      	mov	fp, r5
 800bf26:	784a      	ldrb	r2, [r1, #1]
 800bf28:	1c4b      	adds	r3, r1, #1
 800bf2a:	9303      	str	r3, [sp, #12]
 800bf2c:	b342      	cbz	r2, 800bf80 <__hexnan+0x88>
 800bf2e:	4610      	mov	r0, r2
 800bf30:	9105      	str	r1, [sp, #20]
 800bf32:	9204      	str	r2, [sp, #16]
 800bf34:	f7ff fd94 	bl	800ba60 <__hexdig_fun>
 800bf38:	2800      	cmp	r0, #0
 800bf3a:	d151      	bne.n	800bfe0 <__hexnan+0xe8>
 800bf3c:	9a04      	ldr	r2, [sp, #16]
 800bf3e:	9905      	ldr	r1, [sp, #20]
 800bf40:	2a20      	cmp	r2, #32
 800bf42:	d818      	bhi.n	800bf76 <__hexnan+0x7e>
 800bf44:	9b02      	ldr	r3, [sp, #8]
 800bf46:	459b      	cmp	fp, r3
 800bf48:	dd13      	ble.n	800bf72 <__hexnan+0x7a>
 800bf4a:	454c      	cmp	r4, r9
 800bf4c:	d206      	bcs.n	800bf5c <__hexnan+0x64>
 800bf4e:	2d07      	cmp	r5, #7
 800bf50:	dc04      	bgt.n	800bf5c <__hexnan+0x64>
 800bf52:	462a      	mov	r2, r5
 800bf54:	4649      	mov	r1, r9
 800bf56:	4620      	mov	r0, r4
 800bf58:	f7ff ffa8 	bl	800beac <L_shift>
 800bf5c:	4544      	cmp	r4, r8
 800bf5e:	d952      	bls.n	800c006 <__hexnan+0x10e>
 800bf60:	2300      	movs	r3, #0
 800bf62:	f1a4 0904 	sub.w	r9, r4, #4
 800bf66:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf6a:	f8cd b008 	str.w	fp, [sp, #8]
 800bf6e:	464c      	mov	r4, r9
 800bf70:	461d      	mov	r5, r3
 800bf72:	9903      	ldr	r1, [sp, #12]
 800bf74:	e7d7      	b.n	800bf26 <__hexnan+0x2e>
 800bf76:	2a29      	cmp	r2, #41	@ 0x29
 800bf78:	d157      	bne.n	800c02a <__hexnan+0x132>
 800bf7a:	3102      	adds	r1, #2
 800bf7c:	f8ca 1000 	str.w	r1, [sl]
 800bf80:	f1bb 0f00 	cmp.w	fp, #0
 800bf84:	d051      	beq.n	800c02a <__hexnan+0x132>
 800bf86:	454c      	cmp	r4, r9
 800bf88:	d206      	bcs.n	800bf98 <__hexnan+0xa0>
 800bf8a:	2d07      	cmp	r5, #7
 800bf8c:	dc04      	bgt.n	800bf98 <__hexnan+0xa0>
 800bf8e:	462a      	mov	r2, r5
 800bf90:	4649      	mov	r1, r9
 800bf92:	4620      	mov	r0, r4
 800bf94:	f7ff ff8a 	bl	800beac <L_shift>
 800bf98:	4544      	cmp	r4, r8
 800bf9a:	d936      	bls.n	800c00a <__hexnan+0x112>
 800bf9c:	f1a8 0204 	sub.w	r2, r8, #4
 800bfa0:	4623      	mov	r3, r4
 800bfa2:	f853 1b04 	ldr.w	r1, [r3], #4
 800bfa6:	f842 1f04 	str.w	r1, [r2, #4]!
 800bfaa:	429f      	cmp	r7, r3
 800bfac:	d2f9      	bcs.n	800bfa2 <__hexnan+0xaa>
 800bfae:	1b3b      	subs	r3, r7, r4
 800bfb0:	f023 0303 	bic.w	r3, r3, #3
 800bfb4:	3304      	adds	r3, #4
 800bfb6:	3401      	adds	r4, #1
 800bfb8:	3e03      	subs	r6, #3
 800bfba:	42b4      	cmp	r4, r6
 800bfbc:	bf88      	it	hi
 800bfbe:	2304      	movhi	r3, #4
 800bfc0:	4443      	add	r3, r8
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	f843 2b04 	str.w	r2, [r3], #4
 800bfc8:	429f      	cmp	r7, r3
 800bfca:	d2fb      	bcs.n	800bfc4 <__hexnan+0xcc>
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	b91b      	cbnz	r3, 800bfd8 <__hexnan+0xe0>
 800bfd0:	4547      	cmp	r7, r8
 800bfd2:	d128      	bne.n	800c026 <__hexnan+0x12e>
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	603b      	str	r3, [r7, #0]
 800bfd8:	2005      	movs	r0, #5
 800bfda:	b007      	add	sp, #28
 800bfdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe0:	3501      	adds	r5, #1
 800bfe2:	2d08      	cmp	r5, #8
 800bfe4:	f10b 0b01 	add.w	fp, fp, #1
 800bfe8:	dd06      	ble.n	800bff8 <__hexnan+0x100>
 800bfea:	4544      	cmp	r4, r8
 800bfec:	d9c1      	bls.n	800bf72 <__hexnan+0x7a>
 800bfee:	2300      	movs	r3, #0
 800bff0:	f844 3c04 	str.w	r3, [r4, #-4]
 800bff4:	2501      	movs	r5, #1
 800bff6:	3c04      	subs	r4, #4
 800bff8:	6822      	ldr	r2, [r4, #0]
 800bffa:	f000 000f 	and.w	r0, r0, #15
 800bffe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c002:	6020      	str	r0, [r4, #0]
 800c004:	e7b5      	b.n	800bf72 <__hexnan+0x7a>
 800c006:	2508      	movs	r5, #8
 800c008:	e7b3      	b.n	800bf72 <__hexnan+0x7a>
 800c00a:	9b01      	ldr	r3, [sp, #4]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d0dd      	beq.n	800bfcc <__hexnan+0xd4>
 800c010:	f1c3 0320 	rsb	r3, r3, #32
 800c014:	f04f 32ff 	mov.w	r2, #4294967295
 800c018:	40da      	lsrs	r2, r3
 800c01a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c01e:	4013      	ands	r3, r2
 800c020:	f846 3c04 	str.w	r3, [r6, #-4]
 800c024:	e7d2      	b.n	800bfcc <__hexnan+0xd4>
 800c026:	3f04      	subs	r7, #4
 800c028:	e7d0      	b.n	800bfcc <__hexnan+0xd4>
 800c02a:	2004      	movs	r0, #4
 800c02c:	e7d5      	b.n	800bfda <__hexnan+0xe2>

0800c02e <__ascii_mbtowc>:
 800c02e:	b082      	sub	sp, #8
 800c030:	b901      	cbnz	r1, 800c034 <__ascii_mbtowc+0x6>
 800c032:	a901      	add	r1, sp, #4
 800c034:	b142      	cbz	r2, 800c048 <__ascii_mbtowc+0x1a>
 800c036:	b14b      	cbz	r3, 800c04c <__ascii_mbtowc+0x1e>
 800c038:	7813      	ldrb	r3, [r2, #0]
 800c03a:	600b      	str	r3, [r1, #0]
 800c03c:	7812      	ldrb	r2, [r2, #0]
 800c03e:	1e10      	subs	r0, r2, #0
 800c040:	bf18      	it	ne
 800c042:	2001      	movne	r0, #1
 800c044:	b002      	add	sp, #8
 800c046:	4770      	bx	lr
 800c048:	4610      	mov	r0, r2
 800c04a:	e7fb      	b.n	800c044 <__ascii_mbtowc+0x16>
 800c04c:	f06f 0001 	mvn.w	r0, #1
 800c050:	e7f8      	b.n	800c044 <__ascii_mbtowc+0x16>

0800c052 <_realloc_r>:
 800c052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c056:	4607      	mov	r7, r0
 800c058:	4614      	mov	r4, r2
 800c05a:	460d      	mov	r5, r1
 800c05c:	b921      	cbnz	r1, 800c068 <_realloc_r+0x16>
 800c05e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c062:	4611      	mov	r1, r2
 800c064:	f7fd be68 	b.w	8009d38 <_malloc_r>
 800c068:	b92a      	cbnz	r2, 800c076 <_realloc_r+0x24>
 800c06a:	f7fd fdf1 	bl	8009c50 <_free_r>
 800c06e:	4625      	mov	r5, r4
 800c070:	4628      	mov	r0, r5
 800c072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c076:	f000 f840 	bl	800c0fa <_malloc_usable_size_r>
 800c07a:	4284      	cmp	r4, r0
 800c07c:	4606      	mov	r6, r0
 800c07e:	d802      	bhi.n	800c086 <_realloc_r+0x34>
 800c080:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c084:	d8f4      	bhi.n	800c070 <_realloc_r+0x1e>
 800c086:	4621      	mov	r1, r4
 800c088:	4638      	mov	r0, r7
 800c08a:	f7fd fe55 	bl	8009d38 <_malloc_r>
 800c08e:	4680      	mov	r8, r0
 800c090:	b908      	cbnz	r0, 800c096 <_realloc_r+0x44>
 800c092:	4645      	mov	r5, r8
 800c094:	e7ec      	b.n	800c070 <_realloc_r+0x1e>
 800c096:	42b4      	cmp	r4, r6
 800c098:	4622      	mov	r2, r4
 800c09a:	4629      	mov	r1, r5
 800c09c:	bf28      	it	cs
 800c09e:	4632      	movcs	r2, r6
 800c0a0:	f7ff fc44 	bl	800b92c <memcpy>
 800c0a4:	4629      	mov	r1, r5
 800c0a6:	4638      	mov	r0, r7
 800c0a8:	f7fd fdd2 	bl	8009c50 <_free_r>
 800c0ac:	e7f1      	b.n	800c092 <_realloc_r+0x40>

0800c0ae <__ascii_wctomb>:
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	4608      	mov	r0, r1
 800c0b2:	b141      	cbz	r1, 800c0c6 <__ascii_wctomb+0x18>
 800c0b4:	2aff      	cmp	r2, #255	@ 0xff
 800c0b6:	d904      	bls.n	800c0c2 <__ascii_wctomb+0x14>
 800c0b8:	228a      	movs	r2, #138	@ 0x8a
 800c0ba:	601a      	str	r2, [r3, #0]
 800c0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c0:	4770      	bx	lr
 800c0c2:	700a      	strb	r2, [r1, #0]
 800c0c4:	2001      	movs	r0, #1
 800c0c6:	4770      	bx	lr

0800c0c8 <fiprintf>:
 800c0c8:	b40e      	push	{r1, r2, r3}
 800c0ca:	b503      	push	{r0, r1, lr}
 800c0cc:	4601      	mov	r1, r0
 800c0ce:	ab03      	add	r3, sp, #12
 800c0d0:	4805      	ldr	r0, [pc, #20]	@ (800c0e8 <fiprintf+0x20>)
 800c0d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0d6:	6800      	ldr	r0, [r0, #0]
 800c0d8:	9301      	str	r3, [sp, #4]
 800c0da:	f000 f83f 	bl	800c15c <_vfiprintf_r>
 800c0de:	b002      	add	sp, #8
 800c0e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0e4:	b003      	add	sp, #12
 800c0e6:	4770      	bx	lr
 800c0e8:	20000020 	.word	0x20000020

0800c0ec <abort>:
 800c0ec:	b508      	push	{r3, lr}
 800c0ee:	2006      	movs	r0, #6
 800c0f0:	f000 fa08 	bl	800c504 <raise>
 800c0f4:	2001      	movs	r0, #1
 800c0f6:	f7f6 fb3b 	bl	8002770 <_exit>

0800c0fa <_malloc_usable_size_r>:
 800c0fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0fe:	1f18      	subs	r0, r3, #4
 800c100:	2b00      	cmp	r3, #0
 800c102:	bfbc      	itt	lt
 800c104:	580b      	ldrlt	r3, [r1, r0]
 800c106:	18c0      	addlt	r0, r0, r3
 800c108:	4770      	bx	lr

0800c10a <__sfputc_r>:
 800c10a:	6893      	ldr	r3, [r2, #8]
 800c10c:	3b01      	subs	r3, #1
 800c10e:	2b00      	cmp	r3, #0
 800c110:	b410      	push	{r4}
 800c112:	6093      	str	r3, [r2, #8]
 800c114:	da08      	bge.n	800c128 <__sfputc_r+0x1e>
 800c116:	6994      	ldr	r4, [r2, #24]
 800c118:	42a3      	cmp	r3, r4
 800c11a:	db01      	blt.n	800c120 <__sfputc_r+0x16>
 800c11c:	290a      	cmp	r1, #10
 800c11e:	d103      	bne.n	800c128 <__sfputc_r+0x1e>
 800c120:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c124:	f000 b932 	b.w	800c38c <__swbuf_r>
 800c128:	6813      	ldr	r3, [r2, #0]
 800c12a:	1c58      	adds	r0, r3, #1
 800c12c:	6010      	str	r0, [r2, #0]
 800c12e:	7019      	strb	r1, [r3, #0]
 800c130:	4608      	mov	r0, r1
 800c132:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c136:	4770      	bx	lr

0800c138 <__sfputs_r>:
 800c138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13a:	4606      	mov	r6, r0
 800c13c:	460f      	mov	r7, r1
 800c13e:	4614      	mov	r4, r2
 800c140:	18d5      	adds	r5, r2, r3
 800c142:	42ac      	cmp	r4, r5
 800c144:	d101      	bne.n	800c14a <__sfputs_r+0x12>
 800c146:	2000      	movs	r0, #0
 800c148:	e007      	b.n	800c15a <__sfputs_r+0x22>
 800c14a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c14e:	463a      	mov	r2, r7
 800c150:	4630      	mov	r0, r6
 800c152:	f7ff ffda 	bl	800c10a <__sfputc_r>
 800c156:	1c43      	adds	r3, r0, #1
 800c158:	d1f3      	bne.n	800c142 <__sfputs_r+0xa>
 800c15a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c15c <_vfiprintf_r>:
 800c15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c160:	460d      	mov	r5, r1
 800c162:	b09d      	sub	sp, #116	@ 0x74
 800c164:	4614      	mov	r4, r2
 800c166:	4698      	mov	r8, r3
 800c168:	4606      	mov	r6, r0
 800c16a:	b118      	cbz	r0, 800c174 <_vfiprintf_r+0x18>
 800c16c:	6a03      	ldr	r3, [r0, #32]
 800c16e:	b90b      	cbnz	r3, 800c174 <_vfiprintf_r+0x18>
 800c170:	f7fc fdf2 	bl	8008d58 <__sinit>
 800c174:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c176:	07d9      	lsls	r1, r3, #31
 800c178:	d405      	bmi.n	800c186 <_vfiprintf_r+0x2a>
 800c17a:	89ab      	ldrh	r3, [r5, #12]
 800c17c:	059a      	lsls	r2, r3, #22
 800c17e:	d402      	bmi.n	800c186 <_vfiprintf_r+0x2a>
 800c180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c182:	f7fc ff02 	bl	8008f8a <__retarget_lock_acquire_recursive>
 800c186:	89ab      	ldrh	r3, [r5, #12]
 800c188:	071b      	lsls	r3, r3, #28
 800c18a:	d501      	bpl.n	800c190 <_vfiprintf_r+0x34>
 800c18c:	692b      	ldr	r3, [r5, #16]
 800c18e:	b99b      	cbnz	r3, 800c1b8 <_vfiprintf_r+0x5c>
 800c190:	4629      	mov	r1, r5
 800c192:	4630      	mov	r0, r6
 800c194:	f000 f938 	bl	800c408 <__swsetup_r>
 800c198:	b170      	cbz	r0, 800c1b8 <_vfiprintf_r+0x5c>
 800c19a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c19c:	07dc      	lsls	r4, r3, #31
 800c19e:	d504      	bpl.n	800c1aa <_vfiprintf_r+0x4e>
 800c1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a4:	b01d      	add	sp, #116	@ 0x74
 800c1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1aa:	89ab      	ldrh	r3, [r5, #12]
 800c1ac:	0598      	lsls	r0, r3, #22
 800c1ae:	d4f7      	bmi.n	800c1a0 <_vfiprintf_r+0x44>
 800c1b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1b2:	f7fc feeb 	bl	8008f8c <__retarget_lock_release_recursive>
 800c1b6:	e7f3      	b.n	800c1a0 <_vfiprintf_r+0x44>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1bc:	2320      	movs	r3, #32
 800c1be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1c6:	2330      	movs	r3, #48	@ 0x30
 800c1c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c378 <_vfiprintf_r+0x21c>
 800c1cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1d0:	f04f 0901 	mov.w	r9, #1
 800c1d4:	4623      	mov	r3, r4
 800c1d6:	469a      	mov	sl, r3
 800c1d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1dc:	b10a      	cbz	r2, 800c1e2 <_vfiprintf_r+0x86>
 800c1de:	2a25      	cmp	r2, #37	@ 0x25
 800c1e0:	d1f9      	bne.n	800c1d6 <_vfiprintf_r+0x7a>
 800c1e2:	ebba 0b04 	subs.w	fp, sl, r4
 800c1e6:	d00b      	beq.n	800c200 <_vfiprintf_r+0xa4>
 800c1e8:	465b      	mov	r3, fp
 800c1ea:	4622      	mov	r2, r4
 800c1ec:	4629      	mov	r1, r5
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	f7ff ffa2 	bl	800c138 <__sfputs_r>
 800c1f4:	3001      	adds	r0, #1
 800c1f6:	f000 80a7 	beq.w	800c348 <_vfiprintf_r+0x1ec>
 800c1fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1fc:	445a      	add	r2, fp
 800c1fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800c200:	f89a 3000 	ldrb.w	r3, [sl]
 800c204:	2b00      	cmp	r3, #0
 800c206:	f000 809f 	beq.w	800c348 <_vfiprintf_r+0x1ec>
 800c20a:	2300      	movs	r3, #0
 800c20c:	f04f 32ff 	mov.w	r2, #4294967295
 800c210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c214:	f10a 0a01 	add.w	sl, sl, #1
 800c218:	9304      	str	r3, [sp, #16]
 800c21a:	9307      	str	r3, [sp, #28]
 800c21c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c220:	931a      	str	r3, [sp, #104]	@ 0x68
 800c222:	4654      	mov	r4, sl
 800c224:	2205      	movs	r2, #5
 800c226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c22a:	4853      	ldr	r0, [pc, #332]	@ (800c378 <_vfiprintf_r+0x21c>)
 800c22c:	f7f3 ffd0 	bl	80001d0 <memchr>
 800c230:	9a04      	ldr	r2, [sp, #16]
 800c232:	b9d8      	cbnz	r0, 800c26c <_vfiprintf_r+0x110>
 800c234:	06d1      	lsls	r1, r2, #27
 800c236:	bf44      	itt	mi
 800c238:	2320      	movmi	r3, #32
 800c23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c23e:	0713      	lsls	r3, r2, #28
 800c240:	bf44      	itt	mi
 800c242:	232b      	movmi	r3, #43	@ 0x2b
 800c244:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c248:	f89a 3000 	ldrb.w	r3, [sl]
 800c24c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c24e:	d015      	beq.n	800c27c <_vfiprintf_r+0x120>
 800c250:	9a07      	ldr	r2, [sp, #28]
 800c252:	4654      	mov	r4, sl
 800c254:	2000      	movs	r0, #0
 800c256:	f04f 0c0a 	mov.w	ip, #10
 800c25a:	4621      	mov	r1, r4
 800c25c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c260:	3b30      	subs	r3, #48	@ 0x30
 800c262:	2b09      	cmp	r3, #9
 800c264:	d94b      	bls.n	800c2fe <_vfiprintf_r+0x1a2>
 800c266:	b1b0      	cbz	r0, 800c296 <_vfiprintf_r+0x13a>
 800c268:	9207      	str	r2, [sp, #28]
 800c26a:	e014      	b.n	800c296 <_vfiprintf_r+0x13a>
 800c26c:	eba0 0308 	sub.w	r3, r0, r8
 800c270:	fa09 f303 	lsl.w	r3, r9, r3
 800c274:	4313      	orrs	r3, r2
 800c276:	9304      	str	r3, [sp, #16]
 800c278:	46a2      	mov	sl, r4
 800c27a:	e7d2      	b.n	800c222 <_vfiprintf_r+0xc6>
 800c27c:	9b03      	ldr	r3, [sp, #12]
 800c27e:	1d19      	adds	r1, r3, #4
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	9103      	str	r1, [sp, #12]
 800c284:	2b00      	cmp	r3, #0
 800c286:	bfbb      	ittet	lt
 800c288:	425b      	neglt	r3, r3
 800c28a:	f042 0202 	orrlt.w	r2, r2, #2
 800c28e:	9307      	strge	r3, [sp, #28]
 800c290:	9307      	strlt	r3, [sp, #28]
 800c292:	bfb8      	it	lt
 800c294:	9204      	strlt	r2, [sp, #16]
 800c296:	7823      	ldrb	r3, [r4, #0]
 800c298:	2b2e      	cmp	r3, #46	@ 0x2e
 800c29a:	d10a      	bne.n	800c2b2 <_vfiprintf_r+0x156>
 800c29c:	7863      	ldrb	r3, [r4, #1]
 800c29e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2a0:	d132      	bne.n	800c308 <_vfiprintf_r+0x1ac>
 800c2a2:	9b03      	ldr	r3, [sp, #12]
 800c2a4:	1d1a      	adds	r2, r3, #4
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	9203      	str	r2, [sp, #12]
 800c2aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2ae:	3402      	adds	r4, #2
 800c2b0:	9305      	str	r3, [sp, #20]
 800c2b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c388 <_vfiprintf_r+0x22c>
 800c2b6:	7821      	ldrb	r1, [r4, #0]
 800c2b8:	2203      	movs	r2, #3
 800c2ba:	4650      	mov	r0, sl
 800c2bc:	f7f3 ff88 	bl	80001d0 <memchr>
 800c2c0:	b138      	cbz	r0, 800c2d2 <_vfiprintf_r+0x176>
 800c2c2:	9b04      	ldr	r3, [sp, #16]
 800c2c4:	eba0 000a 	sub.w	r0, r0, sl
 800c2c8:	2240      	movs	r2, #64	@ 0x40
 800c2ca:	4082      	lsls	r2, r0
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	3401      	adds	r4, #1
 800c2d0:	9304      	str	r3, [sp, #16]
 800c2d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2d6:	4829      	ldr	r0, [pc, #164]	@ (800c37c <_vfiprintf_r+0x220>)
 800c2d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2dc:	2206      	movs	r2, #6
 800c2de:	f7f3 ff77 	bl	80001d0 <memchr>
 800c2e2:	2800      	cmp	r0, #0
 800c2e4:	d03f      	beq.n	800c366 <_vfiprintf_r+0x20a>
 800c2e6:	4b26      	ldr	r3, [pc, #152]	@ (800c380 <_vfiprintf_r+0x224>)
 800c2e8:	bb1b      	cbnz	r3, 800c332 <_vfiprintf_r+0x1d6>
 800c2ea:	9b03      	ldr	r3, [sp, #12]
 800c2ec:	3307      	adds	r3, #7
 800c2ee:	f023 0307 	bic.w	r3, r3, #7
 800c2f2:	3308      	adds	r3, #8
 800c2f4:	9303      	str	r3, [sp, #12]
 800c2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2f8:	443b      	add	r3, r7
 800c2fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2fc:	e76a      	b.n	800c1d4 <_vfiprintf_r+0x78>
 800c2fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800c302:	460c      	mov	r4, r1
 800c304:	2001      	movs	r0, #1
 800c306:	e7a8      	b.n	800c25a <_vfiprintf_r+0xfe>
 800c308:	2300      	movs	r3, #0
 800c30a:	3401      	adds	r4, #1
 800c30c:	9305      	str	r3, [sp, #20]
 800c30e:	4619      	mov	r1, r3
 800c310:	f04f 0c0a 	mov.w	ip, #10
 800c314:	4620      	mov	r0, r4
 800c316:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c31a:	3a30      	subs	r2, #48	@ 0x30
 800c31c:	2a09      	cmp	r2, #9
 800c31e:	d903      	bls.n	800c328 <_vfiprintf_r+0x1cc>
 800c320:	2b00      	cmp	r3, #0
 800c322:	d0c6      	beq.n	800c2b2 <_vfiprintf_r+0x156>
 800c324:	9105      	str	r1, [sp, #20]
 800c326:	e7c4      	b.n	800c2b2 <_vfiprintf_r+0x156>
 800c328:	fb0c 2101 	mla	r1, ip, r1, r2
 800c32c:	4604      	mov	r4, r0
 800c32e:	2301      	movs	r3, #1
 800c330:	e7f0      	b.n	800c314 <_vfiprintf_r+0x1b8>
 800c332:	ab03      	add	r3, sp, #12
 800c334:	9300      	str	r3, [sp, #0]
 800c336:	462a      	mov	r2, r5
 800c338:	4b12      	ldr	r3, [pc, #72]	@ (800c384 <_vfiprintf_r+0x228>)
 800c33a:	a904      	add	r1, sp, #16
 800c33c:	4630      	mov	r0, r6
 800c33e:	f7fb febb 	bl	80080b8 <_printf_float>
 800c342:	4607      	mov	r7, r0
 800c344:	1c78      	adds	r0, r7, #1
 800c346:	d1d6      	bne.n	800c2f6 <_vfiprintf_r+0x19a>
 800c348:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c34a:	07d9      	lsls	r1, r3, #31
 800c34c:	d405      	bmi.n	800c35a <_vfiprintf_r+0x1fe>
 800c34e:	89ab      	ldrh	r3, [r5, #12]
 800c350:	059a      	lsls	r2, r3, #22
 800c352:	d402      	bmi.n	800c35a <_vfiprintf_r+0x1fe>
 800c354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c356:	f7fc fe19 	bl	8008f8c <__retarget_lock_release_recursive>
 800c35a:	89ab      	ldrh	r3, [r5, #12]
 800c35c:	065b      	lsls	r3, r3, #25
 800c35e:	f53f af1f 	bmi.w	800c1a0 <_vfiprintf_r+0x44>
 800c362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c364:	e71e      	b.n	800c1a4 <_vfiprintf_r+0x48>
 800c366:	ab03      	add	r3, sp, #12
 800c368:	9300      	str	r3, [sp, #0]
 800c36a:	462a      	mov	r2, r5
 800c36c:	4b05      	ldr	r3, [pc, #20]	@ (800c384 <_vfiprintf_r+0x228>)
 800c36e:	a904      	add	r1, sp, #16
 800c370:	4630      	mov	r0, r6
 800c372:	f7fc f939 	bl	80085e8 <_printf_i>
 800c376:	e7e4      	b.n	800c342 <_vfiprintf_r+0x1e6>
 800c378:	0800f755 	.word	0x0800f755
 800c37c:	0800f75f 	.word	0x0800f75f
 800c380:	080080b9 	.word	0x080080b9
 800c384:	0800c139 	.word	0x0800c139
 800c388:	0800f75b 	.word	0x0800f75b

0800c38c <__swbuf_r>:
 800c38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c38e:	460e      	mov	r6, r1
 800c390:	4614      	mov	r4, r2
 800c392:	4605      	mov	r5, r0
 800c394:	b118      	cbz	r0, 800c39e <__swbuf_r+0x12>
 800c396:	6a03      	ldr	r3, [r0, #32]
 800c398:	b90b      	cbnz	r3, 800c39e <__swbuf_r+0x12>
 800c39a:	f7fc fcdd 	bl	8008d58 <__sinit>
 800c39e:	69a3      	ldr	r3, [r4, #24]
 800c3a0:	60a3      	str	r3, [r4, #8]
 800c3a2:	89a3      	ldrh	r3, [r4, #12]
 800c3a4:	071a      	lsls	r2, r3, #28
 800c3a6:	d501      	bpl.n	800c3ac <__swbuf_r+0x20>
 800c3a8:	6923      	ldr	r3, [r4, #16]
 800c3aa:	b943      	cbnz	r3, 800c3be <__swbuf_r+0x32>
 800c3ac:	4621      	mov	r1, r4
 800c3ae:	4628      	mov	r0, r5
 800c3b0:	f000 f82a 	bl	800c408 <__swsetup_r>
 800c3b4:	b118      	cbz	r0, 800c3be <__swbuf_r+0x32>
 800c3b6:	f04f 37ff 	mov.w	r7, #4294967295
 800c3ba:	4638      	mov	r0, r7
 800c3bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3be:	6823      	ldr	r3, [r4, #0]
 800c3c0:	6922      	ldr	r2, [r4, #16]
 800c3c2:	1a98      	subs	r0, r3, r2
 800c3c4:	6963      	ldr	r3, [r4, #20]
 800c3c6:	b2f6      	uxtb	r6, r6
 800c3c8:	4283      	cmp	r3, r0
 800c3ca:	4637      	mov	r7, r6
 800c3cc:	dc05      	bgt.n	800c3da <__swbuf_r+0x4e>
 800c3ce:	4621      	mov	r1, r4
 800c3d0:	4628      	mov	r0, r5
 800c3d2:	f7ff fa47 	bl	800b864 <_fflush_r>
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	d1ed      	bne.n	800c3b6 <__swbuf_r+0x2a>
 800c3da:	68a3      	ldr	r3, [r4, #8]
 800c3dc:	3b01      	subs	r3, #1
 800c3de:	60a3      	str	r3, [r4, #8]
 800c3e0:	6823      	ldr	r3, [r4, #0]
 800c3e2:	1c5a      	adds	r2, r3, #1
 800c3e4:	6022      	str	r2, [r4, #0]
 800c3e6:	701e      	strb	r6, [r3, #0]
 800c3e8:	6962      	ldr	r2, [r4, #20]
 800c3ea:	1c43      	adds	r3, r0, #1
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d004      	beq.n	800c3fa <__swbuf_r+0x6e>
 800c3f0:	89a3      	ldrh	r3, [r4, #12]
 800c3f2:	07db      	lsls	r3, r3, #31
 800c3f4:	d5e1      	bpl.n	800c3ba <__swbuf_r+0x2e>
 800c3f6:	2e0a      	cmp	r6, #10
 800c3f8:	d1df      	bne.n	800c3ba <__swbuf_r+0x2e>
 800c3fa:	4621      	mov	r1, r4
 800c3fc:	4628      	mov	r0, r5
 800c3fe:	f7ff fa31 	bl	800b864 <_fflush_r>
 800c402:	2800      	cmp	r0, #0
 800c404:	d0d9      	beq.n	800c3ba <__swbuf_r+0x2e>
 800c406:	e7d6      	b.n	800c3b6 <__swbuf_r+0x2a>

0800c408 <__swsetup_r>:
 800c408:	b538      	push	{r3, r4, r5, lr}
 800c40a:	4b29      	ldr	r3, [pc, #164]	@ (800c4b0 <__swsetup_r+0xa8>)
 800c40c:	4605      	mov	r5, r0
 800c40e:	6818      	ldr	r0, [r3, #0]
 800c410:	460c      	mov	r4, r1
 800c412:	b118      	cbz	r0, 800c41c <__swsetup_r+0x14>
 800c414:	6a03      	ldr	r3, [r0, #32]
 800c416:	b90b      	cbnz	r3, 800c41c <__swsetup_r+0x14>
 800c418:	f7fc fc9e 	bl	8008d58 <__sinit>
 800c41c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c420:	0719      	lsls	r1, r3, #28
 800c422:	d422      	bmi.n	800c46a <__swsetup_r+0x62>
 800c424:	06da      	lsls	r2, r3, #27
 800c426:	d407      	bmi.n	800c438 <__swsetup_r+0x30>
 800c428:	2209      	movs	r2, #9
 800c42a:	602a      	str	r2, [r5, #0]
 800c42c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c430:	81a3      	strh	r3, [r4, #12]
 800c432:	f04f 30ff 	mov.w	r0, #4294967295
 800c436:	e033      	b.n	800c4a0 <__swsetup_r+0x98>
 800c438:	0758      	lsls	r0, r3, #29
 800c43a:	d512      	bpl.n	800c462 <__swsetup_r+0x5a>
 800c43c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c43e:	b141      	cbz	r1, 800c452 <__swsetup_r+0x4a>
 800c440:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c444:	4299      	cmp	r1, r3
 800c446:	d002      	beq.n	800c44e <__swsetup_r+0x46>
 800c448:	4628      	mov	r0, r5
 800c44a:	f7fd fc01 	bl	8009c50 <_free_r>
 800c44e:	2300      	movs	r3, #0
 800c450:	6363      	str	r3, [r4, #52]	@ 0x34
 800c452:	89a3      	ldrh	r3, [r4, #12]
 800c454:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c458:	81a3      	strh	r3, [r4, #12]
 800c45a:	2300      	movs	r3, #0
 800c45c:	6063      	str	r3, [r4, #4]
 800c45e:	6923      	ldr	r3, [r4, #16]
 800c460:	6023      	str	r3, [r4, #0]
 800c462:	89a3      	ldrh	r3, [r4, #12]
 800c464:	f043 0308 	orr.w	r3, r3, #8
 800c468:	81a3      	strh	r3, [r4, #12]
 800c46a:	6923      	ldr	r3, [r4, #16]
 800c46c:	b94b      	cbnz	r3, 800c482 <__swsetup_r+0x7a>
 800c46e:	89a3      	ldrh	r3, [r4, #12]
 800c470:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c478:	d003      	beq.n	800c482 <__swsetup_r+0x7a>
 800c47a:	4621      	mov	r1, r4
 800c47c:	4628      	mov	r0, r5
 800c47e:	f000 f883 	bl	800c588 <__smakebuf_r>
 800c482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c486:	f013 0201 	ands.w	r2, r3, #1
 800c48a:	d00a      	beq.n	800c4a2 <__swsetup_r+0x9a>
 800c48c:	2200      	movs	r2, #0
 800c48e:	60a2      	str	r2, [r4, #8]
 800c490:	6962      	ldr	r2, [r4, #20]
 800c492:	4252      	negs	r2, r2
 800c494:	61a2      	str	r2, [r4, #24]
 800c496:	6922      	ldr	r2, [r4, #16]
 800c498:	b942      	cbnz	r2, 800c4ac <__swsetup_r+0xa4>
 800c49a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c49e:	d1c5      	bne.n	800c42c <__swsetup_r+0x24>
 800c4a0:	bd38      	pop	{r3, r4, r5, pc}
 800c4a2:	0799      	lsls	r1, r3, #30
 800c4a4:	bf58      	it	pl
 800c4a6:	6962      	ldrpl	r2, [r4, #20]
 800c4a8:	60a2      	str	r2, [r4, #8]
 800c4aa:	e7f4      	b.n	800c496 <__swsetup_r+0x8e>
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	e7f7      	b.n	800c4a0 <__swsetup_r+0x98>
 800c4b0:	20000020 	.word	0x20000020

0800c4b4 <_raise_r>:
 800c4b4:	291f      	cmp	r1, #31
 800c4b6:	b538      	push	{r3, r4, r5, lr}
 800c4b8:	4605      	mov	r5, r0
 800c4ba:	460c      	mov	r4, r1
 800c4bc:	d904      	bls.n	800c4c8 <_raise_r+0x14>
 800c4be:	2316      	movs	r3, #22
 800c4c0:	6003      	str	r3, [r0, #0]
 800c4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4c6:	bd38      	pop	{r3, r4, r5, pc}
 800c4c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4ca:	b112      	cbz	r2, 800c4d2 <_raise_r+0x1e>
 800c4cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4d0:	b94b      	cbnz	r3, 800c4e6 <_raise_r+0x32>
 800c4d2:	4628      	mov	r0, r5
 800c4d4:	f000 f830 	bl	800c538 <_getpid_r>
 800c4d8:	4622      	mov	r2, r4
 800c4da:	4601      	mov	r1, r0
 800c4dc:	4628      	mov	r0, r5
 800c4de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4e2:	f000 b817 	b.w	800c514 <_kill_r>
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d00a      	beq.n	800c500 <_raise_r+0x4c>
 800c4ea:	1c59      	adds	r1, r3, #1
 800c4ec:	d103      	bne.n	800c4f6 <_raise_r+0x42>
 800c4ee:	2316      	movs	r3, #22
 800c4f0:	6003      	str	r3, [r0, #0]
 800c4f2:	2001      	movs	r0, #1
 800c4f4:	e7e7      	b.n	800c4c6 <_raise_r+0x12>
 800c4f6:	2100      	movs	r1, #0
 800c4f8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c4fc:	4620      	mov	r0, r4
 800c4fe:	4798      	blx	r3
 800c500:	2000      	movs	r0, #0
 800c502:	e7e0      	b.n	800c4c6 <_raise_r+0x12>

0800c504 <raise>:
 800c504:	4b02      	ldr	r3, [pc, #8]	@ (800c510 <raise+0xc>)
 800c506:	4601      	mov	r1, r0
 800c508:	6818      	ldr	r0, [r3, #0]
 800c50a:	f7ff bfd3 	b.w	800c4b4 <_raise_r>
 800c50e:	bf00      	nop
 800c510:	20000020 	.word	0x20000020

0800c514 <_kill_r>:
 800c514:	b538      	push	{r3, r4, r5, lr}
 800c516:	4d07      	ldr	r5, [pc, #28]	@ (800c534 <_kill_r+0x20>)
 800c518:	2300      	movs	r3, #0
 800c51a:	4604      	mov	r4, r0
 800c51c:	4608      	mov	r0, r1
 800c51e:	4611      	mov	r1, r2
 800c520:	602b      	str	r3, [r5, #0]
 800c522:	f7f6 f915 	bl	8002750 <_kill>
 800c526:	1c43      	adds	r3, r0, #1
 800c528:	d102      	bne.n	800c530 <_kill_r+0x1c>
 800c52a:	682b      	ldr	r3, [r5, #0]
 800c52c:	b103      	cbz	r3, 800c530 <_kill_r+0x1c>
 800c52e:	6023      	str	r3, [r4, #0]
 800c530:	bd38      	pop	{r3, r4, r5, pc}
 800c532:	bf00      	nop
 800c534:	20000690 	.word	0x20000690

0800c538 <_getpid_r>:
 800c538:	f7f6 b902 	b.w	8002740 <_getpid>

0800c53c <__swhatbuf_r>:
 800c53c:	b570      	push	{r4, r5, r6, lr}
 800c53e:	460c      	mov	r4, r1
 800c540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c544:	2900      	cmp	r1, #0
 800c546:	b096      	sub	sp, #88	@ 0x58
 800c548:	4615      	mov	r5, r2
 800c54a:	461e      	mov	r6, r3
 800c54c:	da0d      	bge.n	800c56a <__swhatbuf_r+0x2e>
 800c54e:	89a3      	ldrh	r3, [r4, #12]
 800c550:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c554:	f04f 0100 	mov.w	r1, #0
 800c558:	bf14      	ite	ne
 800c55a:	2340      	movne	r3, #64	@ 0x40
 800c55c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c560:	2000      	movs	r0, #0
 800c562:	6031      	str	r1, [r6, #0]
 800c564:	602b      	str	r3, [r5, #0]
 800c566:	b016      	add	sp, #88	@ 0x58
 800c568:	bd70      	pop	{r4, r5, r6, pc}
 800c56a:	466a      	mov	r2, sp
 800c56c:	f000 f848 	bl	800c600 <_fstat_r>
 800c570:	2800      	cmp	r0, #0
 800c572:	dbec      	blt.n	800c54e <__swhatbuf_r+0x12>
 800c574:	9901      	ldr	r1, [sp, #4]
 800c576:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c57a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c57e:	4259      	negs	r1, r3
 800c580:	4159      	adcs	r1, r3
 800c582:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c586:	e7eb      	b.n	800c560 <__swhatbuf_r+0x24>

0800c588 <__smakebuf_r>:
 800c588:	898b      	ldrh	r3, [r1, #12]
 800c58a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c58c:	079d      	lsls	r5, r3, #30
 800c58e:	4606      	mov	r6, r0
 800c590:	460c      	mov	r4, r1
 800c592:	d507      	bpl.n	800c5a4 <__smakebuf_r+0x1c>
 800c594:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c598:	6023      	str	r3, [r4, #0]
 800c59a:	6123      	str	r3, [r4, #16]
 800c59c:	2301      	movs	r3, #1
 800c59e:	6163      	str	r3, [r4, #20]
 800c5a0:	b003      	add	sp, #12
 800c5a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5a4:	ab01      	add	r3, sp, #4
 800c5a6:	466a      	mov	r2, sp
 800c5a8:	f7ff ffc8 	bl	800c53c <__swhatbuf_r>
 800c5ac:	9f00      	ldr	r7, [sp, #0]
 800c5ae:	4605      	mov	r5, r0
 800c5b0:	4639      	mov	r1, r7
 800c5b2:	4630      	mov	r0, r6
 800c5b4:	f7fd fbc0 	bl	8009d38 <_malloc_r>
 800c5b8:	b948      	cbnz	r0, 800c5ce <__smakebuf_r+0x46>
 800c5ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5be:	059a      	lsls	r2, r3, #22
 800c5c0:	d4ee      	bmi.n	800c5a0 <__smakebuf_r+0x18>
 800c5c2:	f023 0303 	bic.w	r3, r3, #3
 800c5c6:	f043 0302 	orr.w	r3, r3, #2
 800c5ca:	81a3      	strh	r3, [r4, #12]
 800c5cc:	e7e2      	b.n	800c594 <__smakebuf_r+0xc>
 800c5ce:	89a3      	ldrh	r3, [r4, #12]
 800c5d0:	6020      	str	r0, [r4, #0]
 800c5d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5d6:	81a3      	strh	r3, [r4, #12]
 800c5d8:	9b01      	ldr	r3, [sp, #4]
 800c5da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c5de:	b15b      	cbz	r3, 800c5f8 <__smakebuf_r+0x70>
 800c5e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f000 f81d 	bl	800c624 <_isatty_r>
 800c5ea:	b128      	cbz	r0, 800c5f8 <__smakebuf_r+0x70>
 800c5ec:	89a3      	ldrh	r3, [r4, #12]
 800c5ee:	f023 0303 	bic.w	r3, r3, #3
 800c5f2:	f043 0301 	orr.w	r3, r3, #1
 800c5f6:	81a3      	strh	r3, [r4, #12]
 800c5f8:	89a3      	ldrh	r3, [r4, #12]
 800c5fa:	431d      	orrs	r5, r3
 800c5fc:	81a5      	strh	r5, [r4, #12]
 800c5fe:	e7cf      	b.n	800c5a0 <__smakebuf_r+0x18>

0800c600 <_fstat_r>:
 800c600:	b538      	push	{r3, r4, r5, lr}
 800c602:	4d07      	ldr	r5, [pc, #28]	@ (800c620 <_fstat_r+0x20>)
 800c604:	2300      	movs	r3, #0
 800c606:	4604      	mov	r4, r0
 800c608:	4608      	mov	r0, r1
 800c60a:	4611      	mov	r1, r2
 800c60c:	602b      	str	r3, [r5, #0]
 800c60e:	f7f6 f8ff 	bl	8002810 <_fstat>
 800c612:	1c43      	adds	r3, r0, #1
 800c614:	d102      	bne.n	800c61c <_fstat_r+0x1c>
 800c616:	682b      	ldr	r3, [r5, #0]
 800c618:	b103      	cbz	r3, 800c61c <_fstat_r+0x1c>
 800c61a:	6023      	str	r3, [r4, #0]
 800c61c:	bd38      	pop	{r3, r4, r5, pc}
 800c61e:	bf00      	nop
 800c620:	20000690 	.word	0x20000690

0800c624 <_isatty_r>:
 800c624:	b538      	push	{r3, r4, r5, lr}
 800c626:	4d06      	ldr	r5, [pc, #24]	@ (800c640 <_isatty_r+0x1c>)
 800c628:	2300      	movs	r3, #0
 800c62a:	4604      	mov	r4, r0
 800c62c:	4608      	mov	r0, r1
 800c62e:	602b      	str	r3, [r5, #0]
 800c630:	f7f6 f8fe 	bl	8002830 <_isatty>
 800c634:	1c43      	adds	r3, r0, #1
 800c636:	d102      	bne.n	800c63e <_isatty_r+0x1a>
 800c638:	682b      	ldr	r3, [r5, #0]
 800c63a:	b103      	cbz	r3, 800c63e <_isatty_r+0x1a>
 800c63c:	6023      	str	r3, [r4, #0]
 800c63e:	bd38      	pop	{r3, r4, r5, pc}
 800c640:	20000690 	.word	0x20000690

0800c644 <_init>:
 800c644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c646:	bf00      	nop
 800c648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c64a:	bc08      	pop	{r3}
 800c64c:	469e      	mov	lr, r3
 800c64e:	4770      	bx	lr

0800c650 <_fini>:
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c652:	bf00      	nop
 800c654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c656:	bc08      	pop	{r3}
 800c658:	469e      	mov	lr, r3
 800c65a:	4770      	bx	lr
