INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.sim/sim_1/synth/func/xsim/cpu_test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aequalb
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module andd
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/ControlUnit_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/SignImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/decoder_for_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_for_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/mux2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/trigger_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/trigger_D_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger_D_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
