
*** Running vivado
    with args -log mac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mac.tcl -notrace
Command: synth_design -top mac -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4315 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.445 ; gain = 125.078 ; free physical = 80956 ; free virtual = 87913
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mac' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:23]
INFO: [Synth 8-638] synthesizing module 'mult' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:23]
WARNING: [Synth 8-567] referenced signal 'start' should be on the sensitivity list [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:57]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:57]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:57]
INFO: [Synth 8-256] done synthesizing module 'mult' (1#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:23]
INFO: [Synth 8-638] synthesizing module 'rca' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/rca.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'loadreg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/loadreg.v:23]
WARNING: [Synth 8-567] referenced signal 'D' should be on the sensitivity list [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/loadreg.v:29]
INFO: [Synth 8-256] done synthesizing module 'loadreg' (3#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/loadreg.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'D' does not match port width (9) of module 'loadreg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/rca.v:45]
INFO: [Synth 8-256] done synthesizing module 'rca' (4#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/rca.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'total' does not match port width (9) of module 'rca' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:65]
INFO: [Synth 8-638] synthesizing module 'sevenseg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd' (5#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (6#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'sevenseg' (7#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:23]
WARNING: [Synth 8-3848] Net add_Cin in module/entity mac does not have driver. [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:64]
INFO: [Synth 8-256] done synthesizing module 'mac' (8#1) [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:23]
WARNING: [Synth 8-3917] design mac has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design loadreg has unconnected port clk
WARNING: [Synth 8-3331] design loadreg has unconnected port load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.930 ; gain = 166.562 ; free physical = 80921 ; free virtual = 87878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin r0:Cin to constant 0 [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.930 ; gain = 166.562 ; free physical = 80915 ; free virtual = 87872
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/constrs_1/new/mac_constrs.xdc]
Finished Parsing XDC File [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/constrs_1/new/mac_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/constrs_1/new/mac_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mac_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mac_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.500 ; gain = 0.000 ; free physical = 80734 ; free virtual = 87691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80746 ; free virtual = 87702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80745 ; free virtual = 87702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80740 ; free virtual = 87697
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'mult'
INFO: [Synth 8-5544] ROM "stop_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ACC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'load_add_reg' into 'start_mult_reg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'mult'
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg_reg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'ACC_reg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mult.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80729 ; free virtual = 87685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module sevenseg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design mac has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design mac has port led[8] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (start_mult_reg)
INFO: [Synth 8-3886] merging instance 'sevenseg_input_reg[5]' (FDE) to 'sevenseg_input_reg[7]'
INFO: [Synth 8-3886] merging instance 'sevenseg_input_reg[4]' (FDE) to 'sevenseg_input_reg[3]'
INFO: [Synth 8-3886] merging instance 'sevenseg_input_reg[7]' (FDE) to 'sevenseg_input_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sevenseg_input_reg[6] )
INFO: [Synth 8-3886] merging instance 's0/current_state_reg[0]' (FD) to 's0/current_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s0/current_state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (m0/stop_reg_reg) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/next_state_reg[1]) is unused and will be removed from module mac.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 's0/next_state_reg[1]/Q' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:74]
WARNING: [Synth 8-3332] Sequential element (s0/next_state_reg[0]) is unused and will be removed from module mac.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 's0/next_state_reg[0]/Q' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/sevenseg.v:74]
WARNING: [Synth 8-3332] Sequential element (s0/next_state_reg[1]__0) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/next_state_reg[0]__0) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (sevenseg_input_reg[6]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/c1/count2_reg[2]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/c1/count2_reg[1]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/c1/count2_reg[0]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/c1/count1_reg[2]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/c1/count1_reg[1]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/c1/count1_reg[0]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (s0/current_state_reg[1]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (start_mult_reg) is unused and will be removed from module mac.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80715 ; free virtual = 87672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80695 ; free virtual = 87652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80686 ; free virtual = 87643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80684 ; free virtual = 87641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80681 ; free virtual = 87637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80681 ; free virtual = 87637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80679 ; free virtual = 87636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80679 ; free virtual = 87636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80675 ; free virtual = 87632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80675 ; free virtual = 87632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |    11|
|6     |LUT4   |    11|
|7     |LUT5   |     9|
|8     |LUT6   |     8|
|9     |FDRE   |    16|
|10    |LD     |    12|
|11    |IBUF   |    19|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   129|
|2     |  m0     |mult     |    57|
|3     |  s0     |sevenseg |     7|
|4     |    bcd1 |bcd      |     7|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80674 ; free virtual = 87631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1535.500 ; gain = 86.477 ; free physical = 80677 ; free virtual = 87634
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1535.500 ; gain = 516.133 ; free physical = 80677 ; free virtual = 87634
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 44 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1535.504 ; gain = 448.633 ; free physical = 80686 ; free virtual = 87643
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.runs/synth_1/mac.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1565.520 ; gain = 0.000 ; free physical = 80683 ; free virtual = 87640
INFO: [Common 17-206] Exiting Vivado at Mon May  4 20:28:19 2020...
