<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>PDL for FM Family: C:/Users/chzhang/Desktop/FM0 MCU/universial PDL/release_v11f_doxy/driver/extif/extif.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>


</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="products_site_image.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">PDL for FM Family
   &#160;<span id="projectnumber">Version2.0.0</span>
   </div>
   <div id="projectbrief">FM Peripheral Driver Library</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('extif_8c.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">C:/Users/chzhang/Desktop/FM0 MCU/universial PDL/release_v11f_doxy/driver/extif/extif.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="extif_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">* Copyright (C) 2013 Spansion LLC. All Rights Reserved. </span>
<a name="l00003"></a>00003 <span class="comment">*</span>
<a name="l00004"></a>00004 <span class="comment">* This software is owned and published by: </span>
<a name="l00005"></a>00005 <span class="comment">* Spansion LLC, 915 DeGuigne Dr. Sunnyvale, CA  94088-3453 (&quot;Spansion&quot;).</span>
<a name="l00006"></a>00006 <span class="comment">*</span>
<a name="l00007"></a>00007 <span class="comment">* BY DOWNLOADING, INSTALLING OR USING THIS SOFTWARE, YOU AGREE TO BE BOUND </span>
<a name="l00008"></a>00008 <span class="comment">* BY ALL THE TERMS AND CONDITIONS OF THIS AGREEMENT.</span>
<a name="l00009"></a>00009 <span class="comment">*</span>
<a name="l00010"></a>00010 <span class="comment">* This software contains source code for use with Spansion </span>
<a name="l00011"></a>00011 <span class="comment">* components. This software is licensed by Spansion to be adapted only </span>
<a name="l00012"></a>00012 <span class="comment">* for use in systems utilizing Spansion components. Spansion shall not be </span>
<a name="l00013"></a>00013 <span class="comment">* responsible for misuse or illegal use of this software for devices not </span>
<a name="l00014"></a>00014 <span class="comment">* supported herein.  Spansion is providing this software &quot;AS IS&quot; and will </span>
<a name="l00015"></a>00015 <span class="comment">* not be responsible for issues arising from incorrect user implementation </span>
<a name="l00016"></a>00016 <span class="comment">* of the software.  </span>
<a name="l00017"></a>00017 <span class="comment">*</span>
<a name="l00018"></a>00018 <span class="comment">* SPANSION MAKES NO WARRANTY, EXPRESS OR IMPLIED, ARISING BY LAW OR OTHERWISE,</span>
<a name="l00019"></a>00019 <span class="comment">* REGARDING THE SOFTWARE (INCLUDING ANY ACOOMPANYING WRITTEN MATERIALS), </span>
<a name="l00020"></a>00020 <span class="comment">* ITS PERFORMANCE OR SUITABILITY FOR YOUR INTENDED USE, INCLUDING, </span>
<a name="l00021"></a>00021 <span class="comment">* WITHOUT LIMITATION, THE IMPLIED WARRANTY OF MERCHANTABILITY, THE IMPLIED </span>
<a name="l00022"></a>00022 <span class="comment">* WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE OR USE, AND THE IMPLIED </span>
<a name="l00023"></a>00023 <span class="comment">* WARRANTY OF NONINFRINGEMENT.  </span>
<a name="l00024"></a>00024 <span class="comment">* SPANSION SHALL HAVE NO LIABILITY (WHETHER IN CONTRACT, WARRANTY, TORT, </span>
<a name="l00025"></a>00025 <span class="comment">* NEGLIGENCE OR OTHERWISE) FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT </span>
<a name="l00026"></a>00026 <span class="comment">* LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, </span>
<a name="l00027"></a>00027 <span class="comment">* LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING FROM USE OR </span>
<a name="l00028"></a>00028 <span class="comment">* INABILITY TO USE THE SOFTWARE, INCLUDING, WITHOUT LIMITATION, ANY DIRECT, </span>
<a name="l00029"></a>00029 <span class="comment">* INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES OR LOSS OF DATA, </span>
<a name="l00030"></a>00030 <span class="comment">* SAVINGS OR PROFITS, </span>
<a name="l00031"></a>00031 <span class="comment">* EVEN IF SPANSION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. </span>
<a name="l00032"></a>00032 <span class="comment">* YOU ASSUME ALL RESPONSIBILITIES FOR SELECTION OF THE SOFTWARE TO ACHIEVE YOUR</span>
<a name="l00033"></a>00033 <span class="comment">* INTENDED RESULTS, AND FOR THE INSTALLATION OF, USE OF, AND RESULTS OBTAINED </span>
<a name="l00034"></a>00034 <span class="comment">* FROM, THE SOFTWARE.  </span>
<a name="l00035"></a>00035 <span class="comment">*</span>
<a name="l00036"></a>00036 <span class="comment">* This software may be replicated in part or whole for the licensed use, </span>
<a name="l00037"></a>00037 <span class="comment">* with the restriction that this Disclaimer and Copyright notice must be </span>
<a name="l00038"></a>00038 <span class="comment">* included with each copy of this software, whether used in part or whole, </span>
<a name="l00039"></a>00039 <span class="comment">* at all times.  </span>
<a name="l00040"></a>00040 <span class="comment">*/</span>
<a name="l00041"></a>00041 <span class="comment">/**************************************************************************************************/</span>
<a name="l00058"></a>00058 <span class="comment">/******************************************************************************/</span>
<a name="l00059"></a>00059 <span class="comment">/* Include files                                                              */</span>
<a name="l00060"></a>00060 <span class="comment">/******************************************************************************/</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="extif_8h.html">extif.h</a>&quot;</span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="preprocessor">#if (defined(PDL_PERIPHERAL_EXTIF_ACTIVE))</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="comment">/******************************************************************************/</span>
<a name="l00072"></a>00072 <span class="comment">/* Local pre-processor symbols/macros (&#39;#define&#39;)                             */</span>
<a name="l00073"></a>00073 <span class="comment">/******************************************************************************/</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="comment">/******************************************************************************/</span>
<a name="l00076"></a>00076 <span class="comment">/* Global variable definitions (declared in header file with &#39;extern&#39;)        */</span>
<a name="l00077"></a>00077 <span class="comment">/******************************************************************************/</span>
<a name="l00078"></a>00078 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)      </span>
<a name="l00079"></a><a class="code" href="group___extif_group.html#gada5b54281e618bd5fc8709bde7c15279">00079</a> <span class="preprocessor"></span><a class="code" href="structstc__extif__intern__data.html" title="EXTIF Error Interrupt Callback Pointers.">stc_extif_intern_data_t</a> <a class="code" href="group___extif_group.html#gada5b54281e618bd5fc8709bde7c15279">stcExtifInternData</a>;
<a name="l00080"></a>00080 <span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="comment">/******************************************************************************/</span>
<a name="l00083"></a>00083 <span class="comment">/* Local type definitions (&#39;typedef&#39;)                                         */</span>
<a name="l00084"></a>00084 <span class="comment">/******************************************************************************/</span>
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <span class="comment">/******************************************************************************/</span>
<a name="l00087"></a>00087 <span class="comment">/* Local function prototypes (&#39;static&#39;)                                       */</span>
<a name="l00088"></a>00088 <span class="comment">/******************************************************************************/</span>
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="comment">/******************************************************************************/</span>
<a name="l00091"></a>00091 <span class="comment">/* Local variable definitions (&#39;static&#39;)                                      */</span>
<a name="l00092"></a>00092 <span class="comment">/******************************************************************************/</span>
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="comment">/******************************************************************************/</span>
<a name="l00095"></a>00095 <span class="comment">/* Function implementation - global (&#39;extern&#39;) and local (&#39;static&#39;)           */</span>
<a name="l00096"></a>00096 <span class="comment">/******************************************************************************/</span>
<a name="l00097"></a>00097 
<a name="l00105"></a>00105 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)      </span>
<a name="l00106"></a><a class="code" href="group___extif_group.html#gad2fbd809d661155dd7731c07b0594338">00106</a> <span class="preprocessor"></span><span class="keywordtype">void</span> <a class="code" href="group___extif_group.html#gad2fbd809d661155dd7731c07b0594338" title="External Bus Interface Error Interrupt Service Routine.">Extif_IrqHandler</a>( <span class="keywordtype">void</span> )
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108     <span class="keywordflow">if</span> ((TRUE == stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a6885ce6b7538b9610e6825569d49573d" title="TRUE: Enables SDRAM error interrupt.">bSdramErrorInterruptEnable</a>) &amp;&amp;
<a name="l00109"></a>00109         (stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#acd65e7dbe207d7344b8541db79ce66ef" title="Pointer to SDRAM Error Callback Function.">pfnSdramErrorCallback</a> != NULL))
<a name="l00110"></a>00110     {
<a name="l00111"></a>00111         <span class="keywordflow">if</span> (1u == FM_EXBUS-&gt;MEMCERR_f.SDER)
<a name="l00112"></a>00112         {
<a name="l00113"></a>00113             FM_EXBUS-&gt;MEMCERR_f.SDER = 1u;    <span class="comment">// Clear SDRAM error interrupt</span>
<a name="l00114"></a>00114             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#acd65e7dbe207d7344b8541db79ce66ef" title="Pointer to SDRAM Error Callback Function.">pfnSdramErrorCallback</a>();
<a name="l00115"></a>00115         }
<a name="l00116"></a>00116     }
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <span class="keywordflow">if</span> ((TRUE == stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a1aa39da381b1348f589646066def3cde" title="TRUE: Enables SRAM/Flash Error Interrupt.">bSramFlashErrorInterruptEnable</a>) &amp;&amp;
<a name="l00119"></a>00119         (stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a342cd8ec382d175394183126dbf9fc04" title="Pointer to SRAM/Flash Error Callback Function.">pfnSramFlashErrorCallback</a> != NULL))
<a name="l00120"></a>00120     {
<a name="l00121"></a>00121         <span class="keywordflow">if</span> (1u == FM_EXBUS-&gt;MEMCERR_f.SFER)
<a name="l00122"></a>00122         {
<a name="l00123"></a>00123             FM_EXBUS-&gt;MEMCERR_f.SFER = 1u;    <span class="comment">// Clear SRAM/Flash error interrupt</span>
<a name="l00124"></a>00124             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a342cd8ec382d175394183126dbf9fc04" title="Pointer to SRAM/Flash Error Callback Function.">pfnSramFlashErrorCallback</a>();
<a name="l00125"></a>00125         }
<a name="l00126"></a>00126     }
<a name="l00127"></a>00127  
<a name="l00128"></a>00128 <span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>    <span class="keywordflow">if</span> ((TRUE == stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a2803fde973bf553847212f4024e9963d" title="TRUE: Enables GDC SDRAM Error Interrupt.">bGdcSdramErrorInterruptEnable</a>) &amp;&amp;
<a name="l00130"></a>00130         (stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a2cf4184ab13027735e07c5ecee2b56c8" title="Pointer to GDC SDRAM Error Callback Function.">pfnGdcSdramErrorCallback</a> != NULL))
<a name="l00131"></a>00131     {
<a name="l00132"></a>00132         <span class="keywordflow">if</span> (1u == FM_SDRAMC-&gt;MEMCERR_f.SDER)
<a name="l00133"></a>00133         {
<a name="l00134"></a>00134             FM_SDRAMC-&gt;MEMCERR_f.SDER = 1u;    <span class="comment">// Clear GDC SDRAM error interrupt</span>
<a name="l00135"></a>00135             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a2cf4184ab13027735e07c5ecee2b56c8" title="Pointer to GDC SDRAM Error Callback Function.">pfnGdcSdramErrorCallback</a>();
<a name="l00136"></a>00136         }
<a name="l00137"></a>00137     }      
<a name="l00138"></a>00138 <span class="preprocessor">#endif          </span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>}
<a name="l00140"></a>00140 <span class="preprocessor">#endif</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="group___extif_group.html#ga637a8bedd1fb34b50bfdcabcc90a6a66">00154</a> en_result_t <a class="code" href="group___extif_group.html#ga637a8bedd1fb34b50bfdcabcc90a6a66" title="Setup (init) an EXT-I/F area.">Extif_InitArea</a>( uint8_t                  u8Area,
<a name="l00155"></a>00155                             <a class="code" href="structstc__extif__area__config.html" title="Extif area configuration.">stc_extif_area_config_t</a>* pstcConfig
<a name="l00156"></a>00156                           )
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="comment">// Local register predefinitions</span>
<a name="l00159"></a>00159     stc_exbus_mode_field_t    stcMODE;
<a name="l00160"></a>00160     stc_exbus_tim_field_t     stcTIM;
<a name="l00161"></a>00161     stc_exbus_area_field_t    stcAREA;
<a name="l00162"></a>00162     stc_exbus_atim_field_t    stcATIM;
<a name="l00163"></a>00163     stc_exbus_dclkr_field_t   stcDCLKR;
<a name="l00164"></a>00164 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)    </span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>    stc_exbus_sdmode_field_t  stcSDMODE;
<a name="l00166"></a>00166     stc_exbus_reftim_field_t  stcREFTIM;
<a name="l00167"></a>00167     stc_exbus_pwrdwn_field_t  stcPWRDWN;
<a name="l00168"></a>00168     stc_exbus_sdtim_field_t   stcSDTIM;
<a name="l00169"></a>00169     stc_exbus_memcerr_field_t stcMEMCERR;
<a name="l00170"></a>00170     stc_exbus_amode_field_t   stcAMODE;
<a name="l00171"></a>00171     uint8_t                   u8InitNvic  = 0;
<a name="l00172"></a>00172 <span class="preprocessor">#endif    </span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>    uint8_t                   u8Dummy;
<a name="l00174"></a>00174     uint8_t                   u8InitGdcSdram = 0, u8InitExtifSdram = 0;
<a name="l00175"></a>00175 <span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>    stc_sdramc_sdmode_field_t  stcGdcSDMODE;
<a name="l00177"></a>00177     stc_sdramc_reftim_field_t  stcGdcREFTIM;
<a name="l00178"></a>00178     stc_sdramc_pwrdwn_field_t  stcGdcPWRDWN;
<a name="l00179"></a>00179     stc_sdramc_sdtim_field_t   stcGdcSDTIM;
<a name="l00180"></a>00180     stc_sdramc_memcerr_field_t stcGdcMEMCERR;
<a name="l00181"></a>00181 <span class="preprocessor">#endif    </span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>    <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcMODE);
<a name="l00183"></a>00183     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcTIM);
<a name="l00184"></a>00184     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcAREA);
<a name="l00185"></a>00185     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcATIM);
<a name="l00186"></a>00186     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcDCLKR);
<a name="l00187"></a>00187 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)     </span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>    <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcSDMODE);
<a name="l00189"></a>00189     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcREFTIM);
<a name="l00190"></a>00190     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcPWRDWN);
<a name="l00191"></a>00191     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcSDTIM);
<a name="l00192"></a>00192     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcMEMCERR);
<a name="l00193"></a>00193     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcAMODE);
<a name="l00194"></a>00194 <span class="preprocessor">#endif    </span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>    <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcGdcSDMODE);
<a name="l00197"></a>00197     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcGdcREFTIM);
<a name="l00198"></a>00198     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcGdcPWRDWN);
<a name="l00199"></a>00199     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcGdcSDTIM);
<a name="l00200"></a>00200     <a class="code" href="pdl_8h.html#abb9020d4207202ccd19e6a2f34c5d559">PDL_ZERO_STRUCT</a>(stcGdcMEMCERR);
<a name="l00201"></a>00201 <span class="preprocessor">#endif    </span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00203"></a>00203 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)       </span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>    stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#acd65e7dbe207d7344b8541db79ce66ef" title="Pointer to SDRAM Error Callback Function.">pfnSdramErrorCallback</a>     = NULL;
<a name="l00205"></a>00205     stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a342cd8ec382d175394183126dbf9fc04" title="Pointer to SRAM/Flash Error Callback Function.">pfnSramFlashErrorCallback</a> = NULL;
<a name="l00206"></a>00206 <span class="preprocessor">#endif    </span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>    
<a name="l00208"></a>00208     <span class="keywordflow">if</span> ((u8Area &gt; 8u) || (NULL == pstcConfig))
<a name="l00209"></a>00209     {
<a name="l00210"></a>00210         <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00211"></a>00211     }
<a name="l00212"></a>00212 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)       </span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>    u8InitExtifSdram = ((NULL != pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>) ? 1u : 0u);
<a name="l00214"></a>00214 <span class="preprocessor">#endif    </span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4)  </span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>    u8InitGdcSdram =  ((NULL != pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>) ? 1u : 0u);
<a name="l00217"></a>00217 <span class="preprocessor">#endif    </span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>    <span class="comment">// Initialize NOR/SRAM/Nand interface when SDRAM mode is not used.</span>
<a name="l00219"></a>00219     <span class="keywordflow">if</span> ((0u == u8InitExtifSdram) &amp;&amp; (0u == u8InitGdcSdram))
<a name="l00220"></a>00220     {
<a name="l00221"></a>00221         <span class="keywordflow">switch</span> (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a85e8798c1a48a82c74b42b5d48718323" title="8, 16 bit data bus width. See description of en_extif_width_t">enWidth</a>)
<a name="l00222"></a>00222         {
<a name="l00223"></a>00223             <span class="keywordflow">case</span> <a class="code" href="group___extif_group.html#ggaeea911154af13089425c5045214d7924ad9992d7ee20de2bfb92bb6dc125f3da0" title="8 Bit mode">Extif8Bit</a>:
<a name="l00224"></a>00224                 stcMODE.WDTH = 0u;
<a name="l00225"></a>00225                 <span class="keywordflow">break</span>;
<a name="l00226"></a>00226             <span class="keywordflow">case</span> <a class="code" href="group___extif_group.html#ggaeea911154af13089425c5045214d7924ab128d38904735f61ec4b54942f4c1746" title="16 Bit mode">Extif16Bit</a>:
<a name="l00227"></a>00227                 stcMODE.WDTH = 1u;
<a name="l00228"></a>00228                 <span class="keywordflow">break</span>;
<a name="l00229"></a>00229             <span class="keywordflow">default</span>:
<a name="l00230"></a>00230                 <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00231"></a>00231         }
<a name="l00232"></a>00232 
<a name="l00233"></a>00233         <span class="comment">// MODE Register preparation</span>
<a name="l00234"></a>00234         stcMODE.RBMON    = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aabb75829f48e77aba705d2939313f44c" title="TRUE: Read Byte Mask enable.">bReadByteMask</a>)           ? 1ul : 0ul ;
<a name="l00235"></a>00235         stcMODE.WEOFF    = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac04d25aab321e187be5f8a104e6751fd" title="TRUE: Write enable disabled.">bWriteEnableOff</a>)         ? 1ul : 0ul ;
<a name="l00236"></a>00236         stcMODE.NAND     = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a4574b1cee810d2177b411fe28beb46ac" title="TRUE: NAND Flash bus enable, FLASE: NOR Flash/SRAM bus enable.">bNandFlash</a>)              ? 1ul : 0ul ;
<a name="l00237"></a>00237         stcMODE.PAGE     = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a80b549ca682b3e5de2e2fdd1990d93e5" title="TRUE: NOR Flash memory page access mode enabled.">bPageAccess</a>)             ? 1ul : 0ul ;
<a name="l00238"></a>00238 <span class="preprocessor">    #if (PDL_MCU_TYPE != PDL_FM3_TYPE0)     </span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>        stcMODE.RDY      = (TRUE == pstcConfig-&gt;bRdyOn)                  ? 1ul : 0ul ;
<a name="l00240"></a>00240         stcMODE.SHRTDOUT = (TRUE == pstcConfig-&gt;bStopDataOutAtFirstIdle) ? 1ul : 0ul ;
<a name="l00241"></a>00241         stcMODE.MPXMODE  = (TRUE == pstcConfig-&gt;bMultiplexMode)          ? 1ul : 0ul ;
<a name="l00242"></a>00242         stcMODE.ALEINV   = (TRUE == pstcConfig-&gt;bAleInvert)              ? 1ul : 0ul ;
<a name="l00243"></a>00243         stcMODE.MPXDOFF  = (TRUE == pstcConfig-&gt;bAddrOnDataLinesOff)     ? 1ul : 0ul ;
<a name="l00244"></a>00244         stcMODE.MPXCSOF  = (TRUE == pstcConfig-&gt;bMpxcsOff)               ? 1ul : 0ul ;
<a name="l00245"></a>00245         stcMODE.MOEXEUP  = (TRUE == pstcConfig-&gt;bMoexWidthAsFradc)       ? 1ul : 0ul ;
<a name="l00246"></a>00246 <span class="preprocessor">    #endif</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span>        
<a name="l00248"></a>00248         <span class="comment">// TIM Register preparation</span>
<a name="l00249"></a>00249 <span class="preprocessor">    #if (PDL_MCU_TYPE != PDL_FM3_TYPE0)    </span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>        <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aef420a7e587850c57e3af558e9024ce6" title="Read Access Cycle timing.">enReadAccessCycle</a>) ||
<a name="l00251"></a>00251             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aef420a7e587850c57e3af558e9024ce6" title="Read Access Cycle timing.">enReadAccessCycle</a>))
<a name="l00252"></a>00252         {
<a name="l00253"></a>00253             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00254"></a>00254         }
<a name="l00255"></a>00255         stcTIM.RACC  = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aef420a7e587850c57e3af558e9024ce6" title="Read Access Cycle timing.">enReadAccessCycle</a> - 1u);
<a name="l00256"></a>00256 
<a name="l00257"></a>00257         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241abe4440cebc6ed2d63fab40a354806bde" title="16 cycles">Extif16Cycle</a>  == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197" title="Read Address Setup Cycle timing.">enReadAddressSetupCycle</a>) ||
<a name="l00258"></a>00258             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197" title="Read Address Setup Cycle timing.">enReadAddressSetupCycle</a>))
<a name="l00259"></a>00259         {
<a name="l00260"></a>00260             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00261"></a>00261         }
<a name="l00262"></a>00262         stcTIM.RADC  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197" title="Read Address Setup Cycle timing.">enReadAddressSetupCycle</a>;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264         if ((FALSE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a80b549ca682b3e5de2e2fdd1990d93e5" title="TRUE: NOR Flash memory page access mode enabled.">bPageAccess</a>) &amp;&amp; (FALSE == pstcConfig-&gt;bMoexWidthAsFradc))
<a name="l00265"></a>00265         {
<a name="l00266"></a>00266             <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e" title="First Read Address Cycle timing.">enFirstReadAddressCycle</a>) ||
<a name="l00267"></a>00267                 (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e" title="First Read Address Cycle timing.">enFirstReadAddressCycle</a>))
<a name="l00268"></a>00268             {
<a name="l00269"></a>00269                 <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00270"></a>00270             }
<a name="l00271"></a>00271             stcTIM.FRADC = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e" title="First Read Address Cycle timing.">enFirstReadAddressCycle</a> - 1u);
<a name="l00272"></a>00272         }
<a name="l00273"></a>00273         <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a80b549ca682b3e5de2e2fdd1990d93e5" title="TRUE: NOR Flash memory page access mode enabled.">bPageAccess</a>) &amp;&amp; (FALSE == pstcConfig-&gt;bMoexWidthAsFradc)) 
<a name="l00274"></a>00274         {
<a name="l00275"></a>00275             <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241abe4440cebc6ed2d63fab40a354806bde" title="16 cycles">Extif16Cycle</a>  == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e" title="First Read Address Cycle timing.">enFirstReadAddressCycle</a>) ||
<a name="l00276"></a>00276                 (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e" title="First Read Address Cycle timing.">enFirstReadAddressCycle</a>))
<a name="l00277"></a>00277             {
<a name="l00278"></a>00278                 <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00279"></a>00279             }
<a name="l00280"></a>00280             stcTIM.FRADC = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a38c84d2e5712a83c303cbd089017716e" title="First Read Address Cycle timing.">enFirstReadAddressCycle</a>;
<a name="l00281"></a>00281         }
<a name="l00282"></a>00282         <span class="keywordflow">else</span>
<a name="l00283"></a>00283         {
<a name="l00284"></a>00284             <span class="keywordflow">return</span> ErrorInvalidParameter;       <span class="comment">// Other setting for PAGE and MOEXEUP not allowed!</span>
<a name="l00285"></a>00285         }
<a name="l00286"></a>00286 <span class="preprocessor">    #endif</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>        
<a name="l00288"></a>00288         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ad50cde6febf4a92f705ae5e8a51f1a79" title="Read Idle Cycle timing.">enReadIdleCycle</a>) ||
<a name="l00289"></a>00289             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ad50cde6febf4a92f705ae5e8a51f1a79" title="Read Idle Cycle timing.">enReadIdleCycle</a>))
<a name="l00290"></a>00290         {
<a name="l00291"></a>00291             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00292"></a>00292         }
<a name="l00293"></a>00293         stcTIM.RIDLC = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ad50cde6febf4a92f705ae5e8a51f1a79" title="Read Idle Cycle timing.">enReadIdleCycle</a> - 1u);
<a name="l00294"></a>00294 
<a name="l00295"></a>00295         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104" title="Write Access Cycle timing.">enWriteAccessCycle</a>) ||
<a name="l00296"></a>00296             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241ad6a49928503a49c42f09c658688c10cd" title="1 cycle">Extif1Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104" title="Write Access Cycle timing.">enWriteAccessCycle</a>) ||
<a name="l00297"></a>00297             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a904a3a2a4311429cdd5645961f60b738" title="2 cycles">Extif2Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104" title="Write Access Cycle timing.">enWriteAccessCycle</a>) ||
<a name="l00298"></a>00298             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104" title="Write Access Cycle timing.">enWriteAccessCycle</a>))
<a name="l00299"></a>00299         {
<a name="l00300"></a>00300             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00301"></a>00301         }  
<a name="l00302"></a>00302         stcTIM.WACC  = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a7df11ac428dbfdd628d1ba5fa37d1104" title="Write Access Cycle timing.">enWriteAccessCycle</a> - 1u);
<a name="l00303"></a>00303 
<a name="l00304"></a>00304         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241abe4440cebc6ed2d63fab40a354806bde" title="16 cycles">Extif16Cycle</a>  == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a287a0250447ad4a694b0db2aea450b81" title="Write Address Setup Cycle timing.">enWriteAddressSetupCycle</a>) ||
<a name="l00305"></a>00305             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a287a0250447ad4a694b0db2aea450b81" title="Write Address Setup Cycle timing.">enWriteAddressSetupCycle</a>) ||
<a name="l00306"></a>00306             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a287a0250447ad4a694b0db2aea450b81" title="Write Address Setup Cycle timing.">enWriteAddressSetupCycle</a>))
<a name="l00307"></a>00307         {
<a name="l00308"></a>00308             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00309"></a>00309         }
<a name="l00310"></a>00310         stcTIM.WADC  = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a287a0250447ad4a694b0db2aea450b81" title="Write Address Setup Cycle timing.">enWriteAddressSetupCycle</a> - 1u);
<a name="l00311"></a>00311 
<a name="l00312"></a>00312         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241abe4440cebc6ed2d63fab40a354806bde" title="16 cycles">Extif16Cycle</a>  == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a717880ebeaad298d8d44860a1f42a5d4" title="Write Enable Cycle timing.">enWriteEnableCycle</a>) ||
<a name="l00313"></a>00313             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a717880ebeaad298d8d44860a1f42a5d4" title="Write Enable Cycle timing.">enWriteEnableCycle</a>) ||
<a name="l00314"></a>00314             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a717880ebeaad298d8d44860a1f42a5d4" title="Write Enable Cycle timing.">enWriteEnableCycle</a>))
<a name="l00315"></a>00315         {
<a name="l00316"></a>00316             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00317"></a>00317         }
<a name="l00318"></a>00318         stcTIM.WWEC  = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a717880ebeaad298d8d44860a1f42a5d4" title="Write Enable Cycle timing.">enWriteEnableCycle</a> - 1u);
<a name="l00319"></a>00319 
<a name="l00320"></a>00320         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a44b8c28f660259fd8c0888049c0b3d1e" title="Write Idle Cycle timing.">enWriteIdleCycle</a>) ||
<a name="l00321"></a>00321             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a44b8c28f660259fd8c0888049c0b3d1e" title="Write Idle Cycle timing.">enWriteIdleCycle</a>))
<a name="l00322"></a>00322         {
<a name="l00323"></a>00323             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00324"></a>00324         }  
<a name="l00325"></a>00325         stcTIM.WIDLC = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a44b8c28f660259fd8c0888049c0b3d1e" title="Write Idle Cycle timing.">enWriteIdleCycle</a> - 1u);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327         <span class="comment">// Check timing contraints</span>
<a name="l00328"></a>00328         <span class="comment">// WACC &gt;= WADC + WWEC</span>
<a name="l00329"></a>00329         u8Dummy =  (uint8_t)stcTIM.WADC;      <span class="comment">// u8Dummy provided because of volatile</span>
<a name="l00330"></a>00330         u8Dummy += (uint8_t)stcTIM.WWEC;      <span class="comment">//  qualifiers, which cannot be mixed</span>
<a name="l00331"></a>00331         <span class="keywordflow">if</span> ((uint8_t)stcTIM.WACC &lt; u8Dummy)   <span class="comment">//  in one expression</span>
<a name="l00332"></a>00332         {
<a name="l00333"></a>00333             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00334"></a>00334         }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336         <span class="comment">// RADC &lt; RACC</span>
<a name="l00337"></a>00337         u8Dummy =  (uint8_t)stcTIM.RACC;      <span class="comment">// see above</span>
<a name="l00338"></a>00338         if ((uint8_t)stcTIM.RADC &gt;= u8Dummy)
<a name="l00339"></a>00339         {
<a name="l00340"></a>00340             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00341"></a>00341         }
<a name="l00342"></a>00342 
<a name="l00343"></a>00343         <span class="comment">// AREA Register preparation</span>
<a name="l00344"></a>00344         stcAREA.ADDR = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ab011e7c0b22f5da245ff0bbe8d031a08" title="Address bits [27:20].">u8AreaAddress</a>;
<a name="l00345"></a>00345         stcAREA.MASK = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5cc3c240b1c621337360b4a7bf5fe86" title="See description of en_extif_mask_t.">enAreaMask</a>;
<a name="l00346"></a>00346 
<a name="l00347"></a>00347         <span class="comment">// ATIM Register preparation</span>
<a name="l00348"></a>00348         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a8ffc6700d3cf91c256e102f5024d7043" title="Address Latch Cycles.">enAddressLatchCycle</a>) ||
<a name="l00349"></a>00349             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a8ffc6700d3cf91c256e102f5024d7043" title="Address Latch Cycles.">enAddressLatchCycle</a>))
<a name="l00350"></a>00350         {
<a name="l00351"></a>00351             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00352"></a>00352         }
<a name="l00353"></a>00353         stcATIM.ALC = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a8ffc6700d3cf91c256e102f5024d7043" title="Address Latch Cycles.">enAddressLatchCycle</a> - 1u);
<a name="l00354"></a>00354 
<a name="l00355"></a>00355         <span class="keywordflow">if</span> ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241abe4440cebc6ed2d63fab40a354806bde" title="16 cycles">Extif16Cycle</a>  == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197" title="Read Address Setup Cycle timing.">enReadAddressSetupCycle</a>) ||
<a name="l00356"></a>00356             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197" title="Read Address Setup Cycle timing.">enReadAddressSetupCycle</a>))
<a name="l00357"></a>00357         {
<a name="l00358"></a>00358             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00359"></a>00359         }
<a name="l00360"></a>00360         stcATIM.ALES = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a644d2d9a6099b40fbce36d4e9d966197" title="Read Address Setup Cycle timing.">enReadAddressSetupCycle</a>;
<a name="l00361"></a>00361 
<a name="l00362"></a>00362         if ((<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a08a318d02e4057fcd230177c7fd6037f" title="0 cycles">Extif0Cycle</a>   == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aa8ef08cfc8528d0d1a27c029aa339b31" title="Address Latch Enable Width Cycles.">enAddressLatchWidthCycle</a>) ||
<a name="l00363"></a>00363             (<a class="code" href="group___extif_group.html#gga981c1cfe003fd6afde6a58cdc4314241a9dbde000ecaf10162129e177c50149dd" title="Setting disabled.">ExtifDisabled</a> == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aa8ef08cfc8528d0d1a27c029aa339b31" title="Address Latch Enable Width Cycles.">enAddressLatchWidthCycle</a>))
<a name="l00364"></a>00364         {
<a name="l00365"></a>00365             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00366"></a>00366         }
<a name="l00367"></a>00367         stcATIM.ALEW = (uint8_t) (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#aa8ef08cfc8528d0d1a27c029aa339b31" title="Address Latch Enable Width Cycles.">enAddressLatchWidthCycle</a> - 1u);
<a name="l00368"></a>00368 <span class="preprocessor">    #if (PDL_MCU_CORE == PDL_FM4_CORE)      </span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a1aa39da381b1348f589646066def3cde" title="TRUE: Enables SRAM/Flash Error Interrupt.">bSramFlashErrorInterruptEnable</a>)
<a name="l00370"></a>00370         {
<a name="l00371"></a>00371             stcMEMCERR.SFION = 1u;
<a name="l00372"></a>00372             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a1aa39da381b1348f589646066def3cde" title="TRUE: Enables SRAM/Flash Error Interrupt.">bSramFlashErrorInterruptEnable</a> = TRUE;
<a name="l00373"></a>00373             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a342cd8ec382d175394183126dbf9fc04" title="Pointer to SRAM/Flash Error Callback Function.">pfnSramFlashErrorCallback</a> = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a342cd8ec382d175394183126dbf9fc04" title="Pointer to SRAM/Flash Error Callback Function.">pfnSramFlashErrorCallback</a>;
<a name="l00374"></a>00374         }
<a name="l00375"></a>00375 <span class="preprocessor">    #endif    </span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>    }
<a name="l00377"></a>00377 <span class="preprocessor">#if (PDL_MCU_TYPE != PDL_FM3_TYPE0)     </span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>    <span class="comment">// DCLKR Register preparation</span>
<a name="l00379"></a>00379     <span class="keywordflow">if</span> ((pstcConfig-&gt;u8MclkDivision == 0u) ||
<a name="l00380"></a>00380         (pstcConfig-&gt;u8MclkDivision &gt; 16u))
<a name="l00381"></a>00381     {
<a name="l00382"></a>00382         <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00383"></a>00383     }
<a name="l00384"></a>00384     <span class="keywordflow">else</span>
<a name="l00385"></a>00385     {
<a name="l00386"></a>00386         stcDCLKR.MDIV = (uint8_t) pstcConfig-&gt;u8MclkDivision - 1u;
<a name="l00387"></a>00387     }
<a name="l00388"></a>00388 
<a name="l00389"></a>00389     stcDCLKR.MCLKON = (TRUE == pstcConfig-&gt;bMclkoutEnable) ? 1ul : 0ul ;
<a name="l00390"></a>00390 <span class="preprocessor">#endif        </span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE) </span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>    <span class="comment">// AMODE Register preparation</span>
<a name="l00393"></a>00393     stcAMODE.WAEN = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a266715c6f28bab33f9cc0ac9f67abf96" title="TRUE: Enables preceding read and continuous write request.">bPrecedReadContinuousWrite</a>) ? 1ul : 0ul ;
<a name="l00394"></a>00394     
<a name="l00395"></a>00395     <span class="comment">// Configure SDRAM I/F of external bus interface</span>
<a name="l00396"></a>00396     <span class="keywordflow">if</span>(NULL != pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>)
<a name="l00397"></a>00397     {
<a name="l00398"></a>00398         <span class="comment">// Check for SDMODE and cheip select area 8</span>
<a name="l00399"></a>00399         <span class="keywordflow">if</span> ((TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#afd768c01ec43a3502009973766f97fba" title="TRUE: Enables SDRAM functionality (only possible for area 8)">bSdramEnable</a>) &amp;&amp; (8u != u8Area))
<a name="l00400"></a>00400         {
<a name="l00401"></a>00401             <span class="keywordflow">return</span> ErrorInvalidMode;
<a name="l00402"></a>00402         }
<a name="l00403"></a>00403      
<a name="l00404"></a>00404         <span class="comment">// SDMODE Register preparation</span>
<a name="l00405"></a>00405         stcSDMODE.SDON = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#afd768c01ec43a3502009973766f97fba" title="TRUE: Enables SDRAM functionality (only possible for area 8)">bSdramEnable</a>)        ? 1ul : 0ul ;
<a name="l00406"></a>00406         stcSDMODE.PDON = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#aec38405097adbc5fc35be3504f90419f" title="TRUE: Enables SDRAM Power Down Mode (only possible for area 8)">bSdramPowerDownMode</a>) ? 1ul : 0ul ;
<a name="l00407"></a>00407         stcSDMODE.ROFF = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#abf0704b5f8cd8a14ad976e223d876ac8" title="TRUE: Disables Refresh Function (only possible for area 8)">bSdramRefreshOff</a>)    ? 1ul : 0ul ;
<a name="l00408"></a>00408 
<a name="l00409"></a>00409         <span class="keywordflow">switch</span> (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ad1d57e08abd4d6301f0836ebfe489eb4" title="Column Address Select, see en_extif_cas_t for details (only possible for area 8)">enCasel</a>)
<a name="l00410"></a>00410         {
<a name="l00411"></a>00411             <span class="keywordflow">case</span> <a class="code" href="group___extif_group.html#gga26e773f14bb7ed417f9cbb12eb8e392aab95f93010a761472d33ecf4c89454178" title="MAD[9:0] = Internal address [10:1], 16-Bit width.">ExtifCas16Bit</a>:
<a name="l00412"></a>00412                 stcSDMODE.CASEL = 0ul;
<a name="l00413"></a>00413                 <span class="keywordflow">break</span>;
<a name="l00414"></a>00414             <span class="keywordflow">case</span> <a class="code" href="group___extif_group.html#gga26e773f14bb7ed417f9cbb12eb8e392aa5e715cfad210f4a7f927c9c7e887f35f" title="MAD[9:0] = Internal address [11:2], 32-Bit width.">ExtifCas32Bit</a>:
<a name="l00415"></a>00415                 stcSDMODE.CASEL = 1ul;
<a name="l00416"></a>00416                 <span class="keywordflow">break</span>;
<a name="l00417"></a>00417             <span class="keywordflow">default</span>:
<a name="l00418"></a>00418                 <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00419"></a>00419         }
<a name="l00420"></a>00420 
<a name="l00421"></a>00421         stcSDMODE.RASEL  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a5b1cb7a68955aa9135ccacca22bcce7e" title="Row Address Select, see en_extif_ras_t for details (only possible for area 8)">enRasel</a>;
<a name="l00422"></a>00422         stcSDMODE.BASEL  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a8b9a3e5379d85501f494708318774fd6" title="Bank Address Select, see en_extif_bas_t for details (only possible for area 8)">enBasel</a>;
<a name="l00423"></a>00423         stcSDMODE.MSDCLK = 0u;
<a name="l00424"></a>00424           
<a name="l00425"></a>00425         <span class="comment">// REFTIM Register preparation</span>
<a name="l00426"></a>00426         stcREFTIM.REFC = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a8212f06b8582c700e34d1cfce8c5bf28" title="Refresh Count in Cycles (only possible for area 8)">u16RefreshCount</a>;
<a name="l00427"></a>00427         stcREFTIM.NREF = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#aab174503a326f9a7b67a3cae4c50bf5b" title="Number of Refreshs (only possible for area 8)">u8RefreshNumber</a>;
<a name="l00428"></a>00428         stcREFTIM.PREF = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a6512acd236f1f20b6ef1a69afab4f558" title="TRUE: Enables Refresh (only possible for area 8)">bPreRefreshEnable</a>) ? 1ul : 0ul ;
<a name="l00429"></a>00429 
<a name="l00430"></a>00430         <span class="comment">// PWRDWN Register preparation</span>
<a name="l00431"></a>00431         stcPWRDWN.PDC = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#adde62c96ffb19c751ff0ed2e240c2859" title="Power Down Count in Cycles (only possible for area 8)">u16PowerDownCount</a>;
<a name="l00432"></a>00432 
<a name="l00433"></a>00433         <span class="comment">// SDTIM Register preparation</span>
<a name="l00434"></a>00434         stcSDTIM.CL    = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a34c0a45a35e56f49ba6322e0c324c390" title="Latency of CAS in Cycles (only possible for area 8)">enSdramCasLatencyCycle</a>;
<a name="l00435"></a>00435         stcSDTIM.TRC   = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ad37ca42396760c7849dd5dd286e0f320" title="RAS Cycles (only possible for area 8)">enSdramRasCycle</a>;
<a name="l00436"></a>00436         stcSDTIM.TRP   = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a9338aab2b5012fc369b1cd4cb629b8df" title="RAS Precharge Cycles (only possible for area 8)">enSdramRasPrechargeCycle</a>;
<a name="l00437"></a>00437         stcSDTIM.TRCD  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ab49b458b96dab5ad0eaeeceac0b8975a" title="RAS CAS Delay Cycles (only possible for area 8)">enSdramRasCasDelayCycle</a>;
<a name="l00438"></a>00438         stcSDTIM.TRAS  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#aca395413ba251473ad0777a9a7e0b0bb" title="RAS Active Cycles (only possible for area 8)">enSdramRasActiveCycle</a>;
<a name="l00439"></a>00439         stcSDTIM.TREFC = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a3013db049a0399fbac643d67e9b7ffe4" title="Refresh Cycles (only possible for area 8)">enSdramRefreshCycle</a>;
<a name="l00440"></a>00440         stcSDTIM.TDPL  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ad25a93e3a39d3f86cb3da071e50f8c10" title="Data-in to Precharge Lead Time in Cycles (only possible for area 8)">enSdramPrechargeCycle</a>;
<a name="l00441"></a>00441 
<a name="l00442"></a>00442         <span class="comment">// MEMCERR Register preparation and Callback Pointer intern data settings</span>
<a name="l00443"></a>00443         if (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a6885ce6b7538b9610e6825569d49573d" title="TRUE: Enables SDRAM error interrupt (only possible for area 8)">bSdramErrorInterruptEnable</a>)
<a name="l00444"></a>00444         {
<a name="l00445"></a>00445             stcMEMCERR.SDION = 1u;
<a name="l00446"></a>00446             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a6885ce6b7538b9610e6825569d49573d" title="TRUE: Enables SDRAM error interrupt.">bSdramErrorInterruptEnable</a> = TRUE;
<a name="l00447"></a>00447             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#acd65e7dbe207d7344b8541db79ce66ef" title="Pointer to SDRAM Error Callback Function.">pfnSdramErrorCallback</a> = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#acd65e7dbe207d7344b8541db79ce66ef" title="Pointer to SDRAM Error Callback Function (only possible for area 8)">pfnSdramErrorCallback</a>;
<a name="l00448"></a>00448         }
<a name="l00449"></a>00449     }
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 <span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4)    </span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>    <span class="comment">// Configure SDRAM I/F of GDC</span>
<a name="l00453"></a>00453     <span class="keywordflow">if</span>(NULL != pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>)
<a name="l00454"></a>00454     {
<a name="l00455"></a>00455         <span class="comment">// SDMODE Register preparation</span>
<a name="l00456"></a>00456         stcGdcSDMODE.SDON = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#afd768c01ec43a3502009973766f97fba" title="TRUE: Enables SDRAM functionality (only possible for area 8)">bSdramEnable</a>)        ? 1ul : 0ul ;
<a name="l00457"></a>00457         stcGdcSDMODE.PDON = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#aec38405097adbc5fc35be3504f90419f" title="TRUE: Enables SDRAM Power Down Mode (only possible for area 8)">bSdramPowerDownMode</a>) ? 1ul : 0ul ;
<a name="l00458"></a>00458         stcGdcSDMODE.ROFF = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#abf0704b5f8cd8a14ad976e223d876ac8" title="TRUE: Disables Refresh Function (only possible for area 8)">bSdramRefreshOff</a>)    ? 1ul : 0ul ;
<a name="l00459"></a>00459 
<a name="l00460"></a>00460         <span class="keywordflow">switch</span> (pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ad1d57e08abd4d6301f0836ebfe489eb4" title="Column Address Select, see en_extif_cas_t for details (only possible for area 8)">enCasel</a>)
<a name="l00461"></a>00461         {
<a name="l00462"></a>00462             <span class="keywordflow">case</span> <a class="code" href="group___extif_group.html#gga26e773f14bb7ed417f9cbb12eb8e392aab95f93010a761472d33ecf4c89454178" title="MAD[9:0] = Internal address [10:1], 16-Bit width.">ExtifCas16Bit</a>:
<a name="l00463"></a>00463                 stcGdcSDMODE.CASEL = 0ul;
<a name="l00464"></a>00464                 <span class="keywordflow">break</span>;
<a name="l00465"></a>00465             <span class="keywordflow">case</span> <a class="code" href="group___extif_group.html#gga26e773f14bb7ed417f9cbb12eb8e392aa5e715cfad210f4a7f927c9c7e887f35f" title="MAD[9:0] = Internal address [11:2], 32-Bit width.">ExtifCas32Bit</a>:
<a name="l00466"></a>00466                 stcGdcSDMODE.CASEL = 1ul;
<a name="l00467"></a>00467                 <span class="keywordflow">break</span>;
<a name="l00468"></a>00468             <span class="keywordflow">default</span>:
<a name="l00469"></a>00469                 <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00470"></a>00470         }
<a name="l00471"></a>00471 
<a name="l00472"></a>00472         stcGdcSDMODE.RASEL  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a5b1cb7a68955aa9135ccacca22bcce7e" title="Row Address Select, see en_extif_ras_t for details (only possible for area 8)">enRasel</a>;
<a name="l00473"></a>00473         stcGdcSDMODE.BASEL  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a8b9a3e5379d85501f494708318774fd6" title="Bank Address Select, see en_extif_bas_t for details (only possible for area 8)">enBasel</a>;
<a name="l00474"></a>00474         stcGdcSDMODE.MSDCLK = 0u;
<a name="l00475"></a>00475           
<a name="l00476"></a>00476         <span class="comment">// REFTIM Register preparation</span>
<a name="l00477"></a>00477         stcGdcREFTIM.REFC = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a8212f06b8582c700e34d1cfce8c5bf28" title="Refresh Count in Cycles (only possible for area 8)">u16RefreshCount</a>;
<a name="l00478"></a>00478         stcGdcREFTIM.NREF = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#aab174503a326f9a7b67a3cae4c50bf5b" title="Number of Refreshs (only possible for area 8)">u8RefreshNumber</a>;
<a name="l00479"></a>00479         stcGdcREFTIM.PREF = (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a6512acd236f1f20b6ef1a69afab4f558" title="TRUE: Enables Refresh (only possible for area 8)">bPreRefreshEnable</a>) ? 1ul : 0ul ;
<a name="l00480"></a>00480 
<a name="l00481"></a>00481         <span class="comment">// PWRDWN Register preparation</span>
<a name="l00482"></a>00482         stcGdcPWRDWN.PDC = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#adde62c96ffb19c751ff0ed2e240c2859" title="Power Down Count in Cycles (only possible for area 8)">u16PowerDownCount</a>;
<a name="l00483"></a>00483 
<a name="l00484"></a>00484         <span class="comment">// SDTIM Register preparation</span>
<a name="l00485"></a>00485         stcGdcSDTIM.CL    = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a34c0a45a35e56f49ba6322e0c324c390" title="Latency of CAS in Cycles (only possible for area 8)">enSdramCasLatencyCycle</a>;
<a name="l00486"></a>00486         stcGdcSDTIM.TRC   = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ad37ca42396760c7849dd5dd286e0f320" title="RAS Cycles (only possible for area 8)">enSdramRasCycle</a>;
<a name="l00487"></a>00487         stcGdcSDTIM.TRP   = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a9338aab2b5012fc369b1cd4cb629b8df" title="RAS Precharge Cycles (only possible for area 8)">enSdramRasPrechargeCycle</a>;
<a name="l00488"></a>00488         stcGdcSDTIM.TRCD  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ab49b458b96dab5ad0eaeeceac0b8975a" title="RAS CAS Delay Cycles (only possible for area 8)">enSdramRasCasDelayCycle</a>;
<a name="l00489"></a>00489         stcGdcSDTIM.TRAS  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#aca395413ba251473ad0777a9a7e0b0bb" title="RAS Active Cycles (only possible for area 8)">enSdramRasActiveCycle</a>;
<a name="l00490"></a>00490         stcGdcSDTIM.TREFC = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a3013db049a0399fbac643d67e9b7ffe4" title="Refresh Cycles (only possible for area 8)">enSdramRefreshCycle</a>;
<a name="l00491"></a>00491         stcGdcSDTIM.TDPL  = (uint8_t) pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#ad25a93e3a39d3f86cb3da071e50f8c10" title="Data-in to Precharge Lead Time in Cycles (only possible for area 8)">enSdramPrechargeCycle</a>;
<a name="l00492"></a>00492 
<a name="l00493"></a>00493         <span class="comment">// MEMCERR Register preparation and Callback Pointer intern data settings</span>
<a name="l00494"></a>00494         if (TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a6885ce6b7538b9610e6825569d49573d" title="TRUE: Enables SDRAM error interrupt (only possible for area 8)">bSdramErrorInterruptEnable</a>)
<a name="l00495"></a>00495         {
<a name="l00496"></a>00496             stcGdcMEMCERR.SDION = 1u;
<a name="l00497"></a>00497             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a2803fde973bf553847212f4024e9963d" title="TRUE: Enables GDC SDRAM Error Interrupt.">bGdcSdramErrorInterruptEnable</a> = TRUE;
<a name="l00498"></a>00498             stcExtifInternData.<a class="code" href="structstc__extif__intern__data.html#a2cf4184ab13027735e07c5ecee2b56c8" title="Pointer to GDC SDRAM Error Callback Function.">pfnGdcSdramErrorCallback</a> = pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#acd65e7dbe207d7344b8541db79ce66ef" title="Pointer to SDRAM Error Callback Function (only possible for area 8)">pfnSdramErrorCallback</a>;
<a name="l00499"></a>00499         }
<a name="l00500"></a>00500     }
<a name="l00501"></a>00501 <span class="preprocessor">#endif      </span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#endif    </span>
<a name="l00503"></a>00503 <span class="preprocessor"></span>    
<a name="l00504"></a>00504 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)      </span>
<a name="l00505"></a>00505 <span class="preprocessor"></span>    u8InitNvic = ((TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a1aa39da381b1348f589646066def3cde" title="TRUE: Enables SRAM/Flash Error Interrupt.">bSramFlashErrorInterruptEnable</a>) ? 1u : 0u);
<a name="l00506"></a>00506     u8InitNvic += ((TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a6885ce6b7538b9610e6825569d49573d" title="TRUE: Enables SDRAM error interrupt (only possible for area 8)">bSdramErrorInterruptEnable</a>) ? 1u : 0u);
<a name="l00507"></a>00507 <span class="preprocessor">#endif    </span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4)    </span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>    u8InitNvic += ((TRUE == pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>-&gt;<a class="code" href="structstc__extif__sdram__config.html#a6885ce6b7538b9610e6825569d49573d" title="TRUE: Enables SDRAM error interrupt (only possible for area 8)">bSdramErrorInterruptEnable</a>) ? 1u : 0u);
<a name="l00510"></a>00510 <span class="preprocessor">#endif    </span>
<a name="l00511"></a>00511 <span class="preprocessor"></span>    
<a name="l00512"></a>00512 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)      </span>
<a name="l00513"></a>00513 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (u8InitNvic &gt; 0u)
<a name="l00514"></a>00514     {
<a name="l00515"></a>00515         NVIC_ClearPendingIRQ(EXTBUS_ERR_IRQn);
<a name="l00516"></a>00516         NVIC_EnableIRQ(EXTBUS_ERR_IRQn);
<a name="l00517"></a>00517         NVIC_SetPriority(EXTBUS_ERR_IRQn, PDL_IRQ_LEVEL_EXTIF);
<a name="l00518"></a>00518     }
<a name="l00519"></a>00519 <span class="preprocessor">#endif    </span>
<a name="l00520"></a>00520 <span class="preprocessor"></span>    <span class="comment">// Finally setup hardware</span>
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (u8Area &lt; 8u)
<a name="l00522"></a>00522     {
<a name="l00523"></a>00523         <a class="code" href="group___extif_group.html#gae934b3de0efc6a4971653607b6a121b2">EXTIF</a>.astcMODE[u8Area] = stcMODE;
<a name="l00524"></a>00524         <a class="code" href="group___extif_group.html#gae934b3de0efc6a4971653607b6a121b2">EXTIF</a>.astcTIM[u8Area]  = stcTIM;
<a name="l00525"></a>00525         <a class="code" href="group___extif_group.html#gae934b3de0efc6a4971653607b6a121b2">EXTIF</a>.astcAREA[u8Area] = stcAREA;
<a name="l00526"></a>00526         <a class="code" href="group___extif_group.html#gae934b3de0efc6a4971653607b6a121b2">EXTIF</a>.astcATIM[u8Area] = stcATIM;
<a name="l00527"></a>00527     }
<a name="l00528"></a>00528     
<a name="l00529"></a>00529     FM_EXBUS-&gt;DCLKR_f   = stcDCLKR;
<a name="l00530"></a>00530 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span>    FM_EXBUS-&gt;AMODE_f   = stcAMODE;
<a name="l00532"></a>00532     <span class="keywordflow">if</span>(NULL != pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#a74d9301c43037ba30e2ebcdfa1654bd2" title="Pointer to the configuration of SDRAM I/F of external bus interface.">pExtifSdramConfig</a>)
<a name="l00533"></a>00533     {
<a name="l00534"></a>00534         <span class="comment">// Clear mode register</span>
<a name="l00535"></a>00535         FM_EXBUS-&gt;SDMODE = 0u;
<a name="l00536"></a>00536       
<a name="l00537"></a>00537         <span class="comment">// Set the registers</span>
<a name="l00538"></a>00538         FM_EXBUS-&gt;REFTIM_f  = stcREFTIM;
<a name="l00539"></a>00539         FM_EXBUS-&gt;PWRDWN_f  = stcPWRDWN;
<a name="l00540"></a>00540         FM_EXBUS-&gt;SDTIM_f   = stcSDTIM;
<a name="l00541"></a>00541         FM_EXBUS-&gt;MEMCERR_f = stcMEMCERR;
<a name="l00542"></a>00542         FM_EXBUS-&gt;SDMODE_f  = stcSDMODE;
<a name="l00543"></a>00543     }
<a name="l00544"></a>00544 <span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM4_TYPE4) </span>
<a name="l00545"></a>00545 <span class="preprocessor"></span>    <span class="keywordflow">if</span>(NULL != pstcConfig-&gt;<a class="code" href="structstc__extif__area__config.html#ac5dadb8349e5d76f5a8dadb9124a288c" title="Pointer to the configuration of SDRAM I/F of GDC.">pGdcSdramConfig</a>)
<a name="l00546"></a>00546     {
<a name="l00547"></a>00547         <span class="comment">// Clear mode register</span>
<a name="l00548"></a>00548         FM_SDRAMC-&gt;SDMODE  = 0u;
<a name="l00549"></a>00549       
<a name="l00550"></a>00550         <span class="comment">// Set the registers</span>
<a name="l00551"></a>00551         FM_SDRAMC-&gt;REFTIM_f  = stcGdcREFTIM;
<a name="l00552"></a>00552         FM_SDRAMC-&gt;PWRDWN_f  = stcGdcPWRDWN;
<a name="l00553"></a>00553         FM_SDRAMC-&gt;SDTIM_f   = stcGdcSDTIM;
<a name="l00554"></a>00554         FM_SDRAMC-&gt;MEMCERR_f = stcGdcMEMCERR;
<a name="l00555"></a>00555         FM_SDRAMC-&gt;SDMODE_f  = stcGdcSDMODE;
<a name="l00556"></a>00556     }
<a name="l00557"></a>00557 <span class="preprocessor">#endif</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>    
<a name="l00560"></a>00560     <span class="keywordflow">return</span> Ok;
<a name="l00561"></a>00561 } <span class="comment">// Extif_InitArea</span>
<a name="l00562"></a>00562 
<a name="l00563"></a>00563 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM4_CORE)</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span>
<a name="l00571"></a><a class="code" href="group___extif_group.html#ga32774579c4ce6c79ba51c18fdf4c20cc">00571</a> en_result_t <a class="code" href="group___extif_group.html#ga32774579c4ce6c79ba51c18fdf4c20cc" title="Read Error Status Register.">Extif_ReadErrorStatus</a>( <span class="keywordtype">void</span> )
<a name="l00572"></a>00572 {
<a name="l00573"></a>00573   <span class="keywordflow">if</span> (TRUE == FM_EXBUS-&gt;EST_f.WERR)
<a name="l00574"></a>00574   {
<a name="l00575"></a>00575     <span class="keywordflow">return</span> Error;
<a name="l00576"></a>00576   }
<a name="l00577"></a>00577   
<a name="l00578"></a>00578   <span class="keywordflow">return</span> Ok;
<a name="l00579"></a>00579 } <span class="comment">// Extif_ReadErrorStatus</span>
<a name="l00580"></a>00580 
<a name="l00587"></a><a class="code" href="group___extif_group.html#ga234a6c5ac10414b9968aabb90805a1b3">00587</a> uint32_t <a class="code" href="group___extif_group.html#ga234a6c5ac10414b9968aabb90805a1b3" title="Read Error Address Register.">Extif_ReadErrorAddress</a>( <span class="keywordtype">void</span> )
<a name="l00588"></a>00588 {
<a name="l00589"></a>00589   <span class="keywordflow">return</span> FM_EXBUS-&gt;WEAD;
<a name="l00590"></a>00590 } <span class="comment">// Extif_ReadErrorAddress</span>
<a name="l00591"></a>00591 
<a name="l00598"></a><a class="code" href="group___extif_group.html#gaadb79cb064cf61680dc0a3bb5a07610a">00598</a> en_result_t <a class="code" href="group___extif_group.html#gaadb79cb064cf61680dc0a3bb5a07610a" title="Clear Error Status Register.">Extif_ClearErrorStatus</a>( <span class="keywordtype">void</span> )
<a name="l00599"></a>00599 {
<a name="l00600"></a>00600   FM_EXBUS-&gt;ESCLR_f.WERRCLR = 0u;
<a name="l00601"></a>00601   
<a name="l00602"></a>00602   <span class="keywordflow">return</span> Ok;
<a name="l00603"></a>00603 } <span class="comment">// Extif_ClearErrorStatus</span>
<a name="l00604"></a>00604 
<a name="l00612"></a><a class="code" href="group___extif_group.html#ga12f87f7ec945154aa6dd3f2d26aaed76">00612</a> en_result_t <a class="code" href="group___extif_group.html#ga12f87f7ec945154aa6dd3f2d26aaed76" title="Check SDRAM command register is ready.">Extif_CheckSdcmdReady</a>( <span class="keywordtype">void</span> )
<a name="l00613"></a>00613 {
<a name="l00614"></a>00614   <span class="keywordflow">if</span> (TRUE == FM_EXBUS-&gt;SDCMD_f.PEND)
<a name="l00615"></a>00615   {
<a name="l00616"></a>00616     <span class="keywordflow">return</span> ErrorNotReady;
<a name="l00617"></a>00617   }
<a name="l00618"></a>00618   
<a name="l00619"></a>00619   <span class="keywordflow">return</span> Ok;
<a name="l00620"></a>00620 } <span class="comment">// Extif_CheckSdcmdReady</span>
<a name="l00621"></a>00621 
<a name="l00638"></a><a class="code" href="group___extif_group.html#gafc6124a685f63afec105ba8f325c49cd">00638</a> en_result_t <a class="code" href="group___extif_group.html#gafc6124a685f63afec105ba8f325c49cd" title="Set a SDRAM command.">Extif_SetSdramCommand</a>( uint16_t  u16Address,
<a name="l00639"></a>00639                                    boolean_t bMsdwex,
<a name="l00640"></a>00640                                    boolean_t bMcasx,
<a name="l00641"></a>00641                                    boolean_t bMrasx,
<a name="l00642"></a>00642                                    boolean_t bMcsx8,
<a name="l00643"></a>00643                                    boolean_t bMadcke
<a name="l00644"></a>00644                                  )
<a name="l00645"></a>00645 {
<a name="l00646"></a>00646   stc_exbus_sdcmd_field_t stcSDCMD;
<a name="l00647"></a>00647   
<a name="l00648"></a>00648   <span class="keywordflow">if</span> (ErrorNotReady ==  <a class="code" href="group___extif_group.html#ga12f87f7ec945154aa6dd3f2d26aaed76" title="Check SDRAM command register is ready.">Extif_CheckSdcmdReady</a>())
<a name="l00649"></a>00649   {
<a name="l00650"></a>00650     <span class="keywordflow">return</span> ErrorNotReady;
<a name="l00651"></a>00651   }
<a name="l00652"></a>00652   
<a name="l00653"></a>00653   stcSDCMD.SDAD  = u16Address;
<a name="l00654"></a>00654   stcSDCMD.SDWE  = bMsdwex;
<a name="l00655"></a>00655   stcSDCMD.SDCAS = bMcasx;
<a name="l00656"></a>00656   stcSDCMD.SDRAS = bMrasx;
<a name="l00657"></a>00657   stcSDCMD.SDCS  = bMcsx8;
<a name="l00658"></a>00658   stcSDCMD.SDCKE = bMadcke;
<a name="l00659"></a>00659   
<a name="l00660"></a>00660   FM_EXBUS-&gt;SDCMD_f = stcSDCMD;
<a name="l00661"></a>00661   
<a name="l00662"></a>00662   <span class="keywordflow">return</span> Ok;
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 <span class="preprocessor">#endif</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span>
<a name="l00667"></a>00667 
<a name="l00668"></a>00668 <span class="preprocessor">#endif // #if (defined(PDL_PERIPHERAL_EXTIF_ACTIVE)</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l00670"></a>00670 <span class="comment">/* EOF (not truncated)                                                        */</span>
<a name="l00671"></a>00671 <span class="comment">/******************************************************************************/</span>
</pre></div></div><!-- contents -->
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="extif_8c.html">extif.c</a>      </li>

    <li class="footer">Generated on Tue Sep 29 2015 15:06:40 for PDL for FM Family by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
