NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-7-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | MAINRX | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Inv+PrldLow+Ce | BUSY_MC | MAINRX_COPY_0_COPY_0 | 268436736 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/FCLK | 6215 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/5 | 6216 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | N_PZ_277
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BUSY_MC.Q | 6399 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BUSY_MC.SI | BUSY_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BUSY_MC.D1 | 6213 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BUSY_MC.D2 | 6212 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | BUSY_MC.REG | BUSY_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BUSY_MC.D | 6211 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | RXD_II/FCLK | 6215 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR4__ctinst/5 | 6216 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | N_PZ_277
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BUSY_MC.Q | 6251 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | RXD_II | MAINRX_COPY_0_COPY_0 | 16 | 1 | 3
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | RXD | 6214 | PI | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | RXD_II/FCLK | 6215 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | RXD_II/IREG | 6538 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 10 | 5 | II_REG

MACROCELL_INSTANCE | PrldLow+Tff | uart_receiver1/count<3>_MC | MAINRX_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/count<3>_MC.SI | uart_receiver1/count<3>_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/count<3>_MC.D1 | 6221 | ? | 0 | 0 | uart_receiver1/count<3>_MC | NULL | NULL | uart_receiver1/count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/count<3>_MC.D2 | 6220 | ? | 0 | 0 | uart_receiver1/count<3>_MC | NULL | NULL | uart_receiver1/count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | uart_receiver1/count<3>_MC.CLKF | 6393 | ? | 0 | 0 | uart_receiver1/count<3>_MC | NULL | NULL | uart_receiver1/count<3>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk

SRFF_INSTANCE | uart_receiver1/count<3>_MC.REG | uart_receiver1/count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/count<3>_MC.D | 6219 | ? | 0 | 0 | uart_receiver1/count<3>_MC | NULL | NULL | uart_receiver1/count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | uart_receiver1/count<3>_MC.CLKF | 6393 | ? | 0 | 0 | uart_receiver1/count<3>_MC | NULL | NULL | uart_receiver1/count<3>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/count<3>_MC.Q | 6218 | ? | 0 | 0 | uart_receiver1/count<3>_MC | NULL | NULL | uart_receiver1/count<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | uart_receiver1/count<0>_MC | MAINRX_COPY_0_COPY_0 | 5376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/count<0>_MC.SI | uart_receiver1/count<0>_MC | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/count<0>_MC.D1 | 6226 | ? | 0 | 0 | uart_receiver1/count<0>_MC | NULL | NULL | uart_receiver1/count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/count<0>_MC.D2 | 6225 | ? | 0 | 0 | uart_receiver1/count<0>_MC | NULL | NULL | uart_receiver1/count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | uart_receiver1/count<0>_MC.CLKF | 6227 | ? | 0 | 0 | uart_receiver1/count<0>_MC | NULL | NULL | uart_receiver1/count<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk

SRFF_INSTANCE | uart_receiver1/count<0>_MC.REG | uart_receiver1/count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/count<0>_MC.D | 6224 | ? | 0 | 0 | uart_receiver1/count<0>_MC | NULL | NULL | uart_receiver1/count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | uart_receiver1/count<0>_MC.CLKF | 6227 | ? | 0 | 0 | uart_receiver1/count<0>_MC | NULL | NULL | uart_receiver1/count<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/count<0>_MC.Q | 6223 | ? | 0 | 0 | uart_receiver1/count<0>_MC | NULL | NULL | uart_receiver1/count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | uart_receiver1/clk_MC | MAINRX_COPY_0_COPY_0 | 5376 | 23 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/6 | 6380 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/clk_MC.SI | uart_receiver1/clk_MC | 0 | 21 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/clk_MC.D1 | 6232 | ? | 0 | 0 | uart_receiver1/clk_MC | NULL | NULL | uart_receiver1/clk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/clk_MC.D2 | 6231 | ? | 0 | 0 | uart_receiver1/clk_MC | NULL | NULL | uart_receiver1/clk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/clk_MC.REG | uart_receiver1/clk_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/clk_MC.D | 6230 | ? | 0 | 0 | uart_receiver1/clk_MC | NULL | NULL | uart_receiver1/clk_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | FOOBAR1__ctinst/6 | 6380 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/clk_MC.Q | 6229 | ? | 0 | 0 | uart_receiver1/clk_MC | NULL | NULL | uart_receiver1/clk_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<10>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<10>_MC.SI | uart_receiver1/divider<10>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<10>_MC.D1 | 6237 | ? | 0 | 0 | uart_receiver1/divider<10>_MC | NULL | NULL | uart_receiver1/divider<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<10>_MC.D2 | 6236 | ? | 0 | 0 | uart_receiver1/divider<10>_MC | NULL | NULL | uart_receiver1/divider<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<9>
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8>
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<7>
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_235
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | uart_receiver1/divider<9> | IV_TRUE | uart_receiver1/divider<8> | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235

SRFF_INSTANCE | uart_receiver1/divider<10>_MC.REG | uart_receiver1/divider<10>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<10>_MC.D | 6235 | ? | 0 | 0 | uart_receiver1/divider<10>_MC | NULL | NULL | uart_receiver1/divider<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<10>_MC.Q | 6234 | ? | 0 | 0 | uart_receiver1/divider<10>_MC | NULL | NULL | uart_receiver1/divider<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<11>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<11>_MC.SI | uart_receiver1/divider<11>_MC | 0 | 25 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<11>_MC.D1 | 6242 | ? | 0 | 0 | uart_receiver1/divider<11>_MC | NULL | NULL | uart_receiver1/divider<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<11>_MC.D2 | 6241 | ? | 0 | 0 | uart_receiver1/divider<11>_MC | NULL | NULL | uart_receiver1/divider<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | uart_receiver1/divider<10> | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<9> | IV_TRUE | uart_receiver1/divider<8> | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
SPPTERM | 15 | IV_TRUE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<11>_MC.REG | uart_receiver1/divider<11>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<11>_MC.D | 6240 | ? | 0 | 0 | uart_receiver1/divider<11>_MC | NULL | NULL | uart_receiver1/divider<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<11>_MC.Q | 6239 | ? | 0 | 0 | uart_receiver1/divider<11>_MC | NULL | NULL | uart_receiver1/divider<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<12>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<12>_MC.SI | uart_receiver1/divider<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<12>_MC.D1 | 6247 | ? | 0 | 0 | uart_receiver1/divider<12>_MC | NULL | NULL | uart_receiver1/divider<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<12>_MC.D2 | 6246 | ? | 0 | 0 | uart_receiver1/divider<12>_MC | NULL | NULL | uart_receiver1/divider<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<12>_MC.REG | uart_receiver1/divider<12>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<12>_MC.D | 6245 | ? | 0 | 0 | uart_receiver1/divider<12>_MC | NULL | NULL | uart_receiver1/divider<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<12>_MC.Q | 6244 | ? | 0 | 0 | uart_receiver1/divider<12>_MC | NULL | NULL | uart_receiver1/divider<12>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CLK_II | MAINRX_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK | 6248 | PI | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<13>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<13>_MC.SI | uart_receiver1/divider<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<13>_MC.D1 | 6257 | ? | 0 | 0 | uart_receiver1/divider<13>_MC | NULL | NULL | uart_receiver1/divider<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<13>_MC.D2 | 6256 | ? | 0 | 0 | uart_receiver1/divider<13>_MC | NULL | NULL | uart_receiver1/divider<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<13>_MC.REG | uart_receiver1/divider<13>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<13>_MC.D | 6255 | ? | 0 | 0 | uart_receiver1/divider<13>_MC | NULL | NULL | uart_receiver1/divider<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<13>_MC.Q | 6254 | ? | 0 | 0 | uart_receiver1/divider<13>_MC | NULL | NULL | uart_receiver1/divider<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<14>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<14>_MC.SI | uart_receiver1/divider<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<14>_MC.D1 | 6262 | ? | 0 | 0 | uart_receiver1/divider<14>_MC | NULL | NULL | uart_receiver1/divider<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<14>_MC.D2 | 6261 | ? | 0 | 0 | uart_receiver1/divider<14>_MC | NULL | NULL | uart_receiver1/divider<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<14>_MC.REG | uart_receiver1/divider<14>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<14>_MC.D | 6260 | ? | 0 | 0 | uart_receiver1/divider<14>_MC | NULL | NULL | uart_receiver1/divider<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<14>_MC.Q | 6259 | ? | 0 | 0 | uart_receiver1/divider<14>_MC | NULL | NULL | uart_receiver1/divider<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<15>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<15>_MC.SI | uart_receiver1/divider<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<15>_MC.D1 | 6267 | ? | 0 | 0 | uart_receiver1/divider<15>_MC | NULL | NULL | uart_receiver1/divider<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<15>_MC.D2 | 6266 | ? | 0 | 0 | uart_receiver1/divider<15>_MC | NULL | NULL | uart_receiver1/divider<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<15>_MC.REG | uart_receiver1/divider<15>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<15>_MC.D | 6265 | ? | 0 | 0 | uart_receiver1/divider<15>_MC | NULL | NULL | uart_receiver1/divider<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<15>_MC.Q | 6264 | ? | 0 | 0 | uart_receiver1/divider<15>_MC | NULL | NULL | uart_receiver1/divider<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<16>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<16>_MC.SI | uart_receiver1/divider<16>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<16>_MC.D1 | 6273 | ? | 0 | 0 | uart_receiver1/divider<16>_MC | NULL | NULL | uart_receiver1/divider<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<16>_MC.D2 | 6272 | ? | 0 | 0 | uart_receiver1/divider<16>_MC | NULL | NULL | uart_receiver1/divider<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<16>_MC.REG | uart_receiver1/divider<16>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<16>_MC.D | 6271 | ? | 0 | 0 | uart_receiver1/divider<16>_MC | NULL | NULL | uart_receiver1/divider<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<16>_MC.Q | 6270 | ? | 0 | 0 | uart_receiver1/divider<16>_MC | NULL | NULL | uart_receiver1/divider<16>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<17>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<17>_MC.SI | uart_receiver1/divider<17>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<17>_MC.D1 | 6278 | ? | 0 | 0 | uart_receiver1/divider<17>_MC | NULL | NULL | uart_receiver1/divider<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<17>_MC.D2 | 6277 | ? | 0 | 0 | uart_receiver1/divider<17>_MC | NULL | NULL | uart_receiver1/divider<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<17>_MC.REG | uart_receiver1/divider<17>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<17>_MC.D | 6276 | ? | 0 | 0 | uart_receiver1/divider<17>_MC | NULL | NULL | uart_receiver1/divider<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<17>_MC.Q | 6275 | ? | 0 | 0 | uart_receiver1/divider<17>_MC | NULL | NULL | uart_receiver1/divider<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<18>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<18>_MC.SI | uart_receiver1/divider<18>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<18>_MC.D1 | 6283 | ? | 0 | 0 | uart_receiver1/divider<18>_MC | NULL | NULL | uart_receiver1/divider<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<18>_MC.D2 | 6282 | ? | 0 | 0 | uart_receiver1/divider<18>_MC | NULL | NULL | uart_receiver1/divider<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<18>_MC.REG | uart_receiver1/divider<18>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<18>_MC.D | 6281 | ? | 0 | 0 | uart_receiver1/divider<18>_MC | NULL | NULL | uart_receiver1/divider<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<18>_MC.Q | 6280 | ? | 0 | 0 | uart_receiver1/divider<18>_MC | NULL | NULL | uart_receiver1/divider<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<19>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<19>_MC.SI | uart_receiver1/divider<19>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<19>_MC.D1 | 6288 | ? | 0 | 0 | uart_receiver1/divider<19>_MC | NULL | NULL | uart_receiver1/divider<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<19>_MC.D2 | 6287 | ? | 0 | 0 | uart_receiver1/divider<19>_MC | NULL | NULL | uart_receiver1/divider<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<19>_MC.REG | uart_receiver1/divider<19>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<19>_MC.D | 6286 | ? | 0 | 0 | uart_receiver1/divider<19>_MC | NULL | NULL | uart_receiver1/divider<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<19>_MC.Q | 6285 | ? | 0 | 0 | uart_receiver1/divider<19>_MC | NULL | NULL | uart_receiver1/divider<19>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<20>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<20>_MC.SI | uart_receiver1/divider<20>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<20>_MC.D1 | 6293 | ? | 0 | 0 | uart_receiver1/divider<20>_MC | NULL | NULL | uart_receiver1/divider<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<20>_MC.D2 | 6292 | ? | 0 | 0 | uart_receiver1/divider<20>_MC | NULL | NULL | uart_receiver1/divider<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<20>_MC.REG | uart_receiver1/divider<20>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<20>_MC.D | 6291 | ? | 0 | 0 | uart_receiver1/divider<20>_MC | NULL | NULL | uart_receiver1/divider<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<20>_MC.Q | 6290 | ? | 0 | 0 | uart_receiver1/divider<20>_MC | NULL | NULL | uart_receiver1/divider<20>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<21>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<21>_MC.SI | uart_receiver1/divider<21>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<21>_MC.D1 | 6298 | ? | 0 | 0 | uart_receiver1/divider<21>_MC | NULL | NULL | uart_receiver1/divider<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<21>_MC.D2 | 6297 | ? | 0 | 0 | uart_receiver1/divider<21>_MC | NULL | NULL | uart_receiver1/divider<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<21>_MC.REG | uart_receiver1/divider<21>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<21>_MC.D | 6296 | ? | 0 | 0 | uart_receiver1/divider<21>_MC | NULL | NULL | uart_receiver1/divider<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<21>_MC.Q | 6295 | ? | 0 | 0 | uart_receiver1/divider<21>_MC | NULL | NULL | uart_receiver1/divider<21>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<22>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<22>_MC.SI | uart_receiver1/divider<22>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<22>_MC.D1 | 6303 | ? | 0 | 0 | uart_receiver1/divider<22>_MC | NULL | NULL | uart_receiver1/divider<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<22>_MC.D2 | 6302 | ? | 0 | 0 | uart_receiver1/divider<22>_MC | NULL | NULL | uart_receiver1/divider<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<22>_MC.REG | uart_receiver1/divider<22>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<22>_MC.D | 6301 | ? | 0 | 0 | uart_receiver1/divider<22>_MC | NULL | NULL | uart_receiver1/divider<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<22>_MC.Q | 6300 | ? | 0 | 0 | uart_receiver1/divider<22>_MC | NULL | NULL | uart_receiver1/divider<22>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<23>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<23>_MC.SI | uart_receiver1/divider<23>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<23>_MC.D1 | 6308 | ? | 0 | 0 | uart_receiver1/divider<23>_MC | NULL | NULL | uart_receiver1/divider<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<23>_MC.D2 | 6307 | ? | 0 | 0 | uart_receiver1/divider<23>_MC | NULL | NULL | uart_receiver1/divider<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<23>_MC.REG | uart_receiver1/divider<23>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<23>_MC.D | 6306 | ? | 0 | 0 | uart_receiver1/divider<23>_MC | NULL | NULL | uart_receiver1/divider<23>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<23>_MC.Q | 6305 | ? | 0 | 0 | uart_receiver1/divider<23>_MC | NULL | NULL | uart_receiver1/divider<23>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<24>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<24>_MC.SI | uart_receiver1/divider<24>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<24>_MC.D1 | 6313 | ? | 0 | 0 | uart_receiver1/divider<24>_MC | NULL | NULL | uart_receiver1/divider<24>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<24>_MC.D2 | 6312 | ? | 0 | 0 | uart_receiver1/divider<24>_MC | NULL | NULL | uart_receiver1/divider<24>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | uart_receiver1/divider<24>_MC.REG | uart_receiver1/divider<24>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<24>_MC.D | 6311 | ? | 0 | 0 | uart_receiver1/divider<24>_MC | NULL | NULL | uart_receiver1/divider<24>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<24>_MC.Q | 6310 | ? | 0 | 0 | uart_receiver1/divider<24>_MC | NULL | NULL | uart_receiver1/divider<24>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_227_MC | MAINRX_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_227_MC.SI | N_PZ_227_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_227_MC.D1 | 6319 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_227_MC.D2 | 6318 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | uart_receiver1/divider<11>
SPPTERM | 2 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<9>
SPPTERM | 5 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<5> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | N_PZ_227_MC.REG | N_PZ_227_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_227_MC.D | 6317 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_227_MC.Q | 6316 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<5>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 26 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<5>_MC.SI | uart_receiver1/divider<5>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<5>_MC.D1 | 6323 | ? | 0 | 0 | uart_receiver1/divider<5>_MC | NULL | NULL | uart_receiver1/divider<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | uart_receiver1/divider<5> | IV_TRUE | N_PZ_260
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<5>_MC.D2 | 6324 | ? | 0 | 0 | uart_receiver1/divider<5>_MC | NULL | NULL | uart_receiver1/divider<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | uart_receiver1/divider<5> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | uart_receiver1/divider<5> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 23 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<5> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<5>_MC.REG | uart_receiver1/divider<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<5>_MC.D | 6322 | ? | 0 | 0 | uart_receiver1/divider<5>_MC | NULL | NULL | uart_receiver1/divider<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<5>_MC.Q | 6321 | ? | 0 | 0 | uart_receiver1/divider<5>_MC | NULL | NULL | uart_receiver1/divider<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_260_MC | MAINRX_COPY_0_COPY_0 | 0 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_260_MC.SI | N_PZ_260_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<11> | 6238 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<11>_MC.Q | uart_receiver1/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_260_MC.D1 | 6329 | ? | 0 | 0 | N_PZ_260_MC | NULL | NULL | N_PZ_260_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_260_MC.D2 | 6328 | ? | 0 | 0 | N_PZ_260_MC | NULL | NULL | N_PZ_260_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24>
SPPTERM | 15 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<9>

SRFF_INSTANCE | N_PZ_260_MC.REG | N_PZ_260_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_260_MC.D | 6327 | ? | 0 | 0 | N_PZ_260_MC | NULL | NULL | N_PZ_260_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_260_MC.Q | 6326 | ? | 0 | 0 | N_PZ_260_MC | NULL | NULL | N_PZ_260_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<9>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 26 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<9>_MC.SI | uart_receiver1/divider<9>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<9> | 6330 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<9>_MC.Q | uart_receiver1/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<9>_MC.D1 | 6334 | ? | 0 | 0 | uart_receiver1/divider<9>_MC | NULL | NULL | uart_receiver1/divider<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<9>_MC.D2 | 6333 | ? | 0 | 0 | uart_receiver1/divider<9>_MC | NULL | NULL | uart_receiver1/divider<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<9> | IV_FALSE | uart_receiver1/divider<7>
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<9> | IV_FALSE | N_PZ_235
SPPTERM | 5 | IV_TRUE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<9> | IV_TRUE | uart_receiver1/divider<8> | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<9> | IV_FALSE | uart_receiver1/divider<8>
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<9>_MC.REG | uart_receiver1/divider<9>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<9>_MC.D | 6332 | ? | 0 | 0 | uart_receiver1/divider<9>_MC | NULL | NULL | uart_receiver1/divider<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<9>_MC.Q | 6331 | ? | 0 | 0 | uart_receiver1/divider<9>_MC | NULL | NULL | uart_receiver1/divider<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | uart_receiver1/divider<8>_MC | MAINRX_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<8>_MC.SI | uart_receiver1/divider<8>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<8>_MC.D1 | 6339 | ? | 0 | 0 | uart_receiver1/divider<8>_MC | NULL | NULL | uart_receiver1/divider<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<8>_MC.D2 | 6338 | ? | 0 | 0 | uart_receiver1/divider<8>_MC | NULL | NULL | uart_receiver1/divider<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<8>
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235

SRFF_INSTANCE | uart_receiver1/divider<8>_MC.REG | uart_receiver1/divider<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<8>_MC.D | 6337 | ? | 0 | 0 | uart_receiver1/divider<8>_MC | NULL | NULL | uart_receiver1/divider<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<8>_MC.Q | 6336 | ? | 0 | 0 | uart_receiver1/divider<8>_MC | NULL | NULL | uart_receiver1/divider<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<7>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<7>_MC.SI | uart_receiver1/divider<7>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<7>_MC.D1 | 6344 | ? | 0 | 0 | uart_receiver1/divider<7>_MC | NULL | NULL | uart_receiver1/divider<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<7>_MC.D2 | 6343 | ? | 0 | 0 | uart_receiver1/divider<7>_MC | NULL | NULL | uart_receiver1/divider<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<7> | IV_FALSE | N_PZ_235
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235

SRFF_INSTANCE | uart_receiver1/divider<7>_MC.REG | uart_receiver1/divider<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<7>_MC.D | 6342 | ? | 0 | 0 | uart_receiver1/divider<7>_MC | NULL | NULL | uart_receiver1/divider<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<7>_MC.Q | 6341 | ? | 0 | 0 | uart_receiver1/divider<7>_MC | NULL | NULL | uart_receiver1/divider<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_235_MC | MAINRX_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_235_MC.SI | N_PZ_235_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_235_MC.D1 | 6348 | ? | 0 | 0 | N_PZ_235_MC | NULL | NULL | N_PZ_235_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | uart_receiver1/divider<5> | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_TRUE | uart_receiver1/divider<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_235_MC.D2 | 6349 | ? | 0 | 0 | N_PZ_235_MC | NULL | NULL | N_PZ_235_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_235_MC.REG | N_PZ_235_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_235_MC.D | 6347 | ? | 0 | 0 | N_PZ_235_MC | NULL | NULL | N_PZ_235_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_235_MC.Q | 6346 | ? | 0 | 0 | N_PZ_235_MC | NULL | NULL | N_PZ_235_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<0>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<0>_MC.SI | uart_receiver1/divider<0>_MC | 0 | 22 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<0>_MC.D1 | 6354 | ? | 0 | 0 | uart_receiver1/divider<0>_MC | NULL | NULL | uart_receiver1/divider<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<0>_MC.D2 | 6353 | ? | 0 | 0 | uart_receiver1/divider<0>_MC | NULL | NULL | uart_receiver1/divider<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0>
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<0>_MC.REG | uart_receiver1/divider<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<0>_MC.D | 6352 | ? | 0 | 0 | uart_receiver1/divider<0>_MC | NULL | NULL | uart_receiver1/divider<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<0>_MC.Q | 6351 | ? | 0 | 0 | uart_receiver1/divider<0>_MC | NULL | NULL | uart_receiver1/divider<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<2>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<2>_MC.SI | uart_receiver1/divider<2>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<2>_MC.D1 | 6359 | ? | 0 | 0 | uart_receiver1/divider<2>_MC | NULL | NULL | uart_receiver1/divider<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<2>_MC.D2 | 6358 | ? | 0 | 0 | uart_receiver1/divider<2>_MC | NULL | NULL | uart_receiver1/divider<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<1>
SPPTERM | 17 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<1>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<2>_MC.REG | uart_receiver1/divider<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<2>_MC.D | 6357 | ? | 0 | 0 | uart_receiver1/divider<2>_MC | NULL | NULL | uart_receiver1/divider<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<2>_MC.Q | 6356 | ? | 0 | 0 | uart_receiver1/divider<2>_MC | NULL | NULL | uart_receiver1/divider<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<3>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<3>_MC.SI | uart_receiver1/divider<3>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<3>_MC.D1 | 6364 | ? | 0 | 0 | uart_receiver1/divider<3>_MC | NULL | NULL | uart_receiver1/divider<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<3>_MC.D2 | 6363 | ? | 0 | 0 | uart_receiver1/divider<3>_MC | NULL | NULL | uart_receiver1/divider<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<3>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<1>
SPPTERM | 18 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<1>
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 22 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<3>_MC.REG | uart_receiver1/divider<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<3>_MC.D | 6362 | ? | 0 | 0 | uart_receiver1/divider<3>_MC | NULL | NULL | uart_receiver1/divider<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<3>_MC.Q | 6361 | ? | 0 | 0 | uart_receiver1/divider<3>_MC | NULL | NULL | uart_receiver1/divider<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<4>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<4>_MC.SI | uart_receiver1/divider<4>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<4>_MC.D1 | 6369 | ? | 0 | 0 | uart_receiver1/divider<4>_MC | NULL | NULL | uart_receiver1/divider<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<4>_MC.D2 | 6368 | ? | 0 | 0 | uart_receiver1/divider<4>_MC | NULL | NULL | uart_receiver1/divider<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<4>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<4>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1>
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1>

SRFF_INSTANCE | uart_receiver1/divider<4>_MC.REG | uart_receiver1/divider<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<4>_MC.D | 6367 | ? | 0 | 0 | uart_receiver1/divider<4>_MC | NULL | NULL | uart_receiver1/divider<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<4>_MC.Q | 6366 | ? | 0 | 0 | uart_receiver1/divider<4>_MC | NULL | NULL | uart_receiver1/divider<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<1>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<1>_MC.SI | uart_receiver1/divider<1>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<12> | 6243 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<12>_MC.Q | uart_receiver1/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<13> | 6253 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<13>_MC.Q | uart_receiver1/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<14> | 6258 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<14>_MC.Q | uart_receiver1/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<15> | 6263 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<15>_MC.Q | uart_receiver1/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<16> | 6269 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<16>_MC.Q | uart_receiver1/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<17> | 6274 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<17>_MC.Q | uart_receiver1/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<18> | 6279 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<18>_MC.Q | uart_receiver1/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<19> | 6284 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<19>_MC.Q | uart_receiver1/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<20> | 6289 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<20>_MC.Q | uart_receiver1/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<21> | 6294 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<21>_MC.Q | uart_receiver1/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<22> | 6299 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<22>_MC.Q | uart_receiver1/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<23> | 6304 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<23>_MC.Q | uart_receiver1/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<24> | 6309 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<24>_MC.Q | uart_receiver1/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 6315 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<10> | 6233 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<10>_MC.Q | uart_receiver1/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<8> | 6335 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<8>_MC.Q | uart_receiver1/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<7> | 6340 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<7>_MC.Q | uart_receiver1/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<1>_MC.D1 | 6374 | ? | 0 | 0 | uart_receiver1/divider<1>_MC | NULL | NULL | uart_receiver1/divider<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<1>_MC.D2 | 6373 | ? | 0 | 0 | uart_receiver1/divider<1>_MC | NULL | NULL | uart_receiver1/divider<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<1>
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<1>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>

SRFF_INSTANCE | uart_receiver1/divider<1>_MC.REG | uart_receiver1/divider<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<1>_MC.D | 6372 | ? | 0 | 0 | uart_receiver1/divider<1>_MC | NULL | NULL | uart_receiver1/divider<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<1>_MC.Q | 6371 | ? | 0 | 0 | uart_receiver1/divider<1>_MC | NULL | NULL | uart_receiver1/divider<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | uart_receiver1/divider<6>_MC | MAINRX_COPY_0_COPY_0 | 1024 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/divider<6>_MC.SI | uart_receiver1/divider<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_260 | 6325 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_260_MC.Q | N_PZ_260_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_235 | 6345 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_235_MC.Q | N_PZ_235_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<6> | 6375 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<6>_MC.Q | uart_receiver1/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<5> | 6320 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<5>_MC.Q | uart_receiver1/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<0> | 6350 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<0>_MC.Q | uart_receiver1/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<2> | 6355 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<2>_MC.Q | uart_receiver1/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<3> | 6360 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<3>_MC.Q | uart_receiver1/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<4> | 6365 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<4>_MC.Q | uart_receiver1/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/divider<1> | 6370 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/divider<1>_MC.Q | uart_receiver1/divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/divider<6>_MC.D1 | 6379 | ? | 0 | 0 | uart_receiver1/divider<6>_MC | NULL | NULL | uart_receiver1/divider<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/divider<6>_MC.D2 | 6378 | ? | 0 | 0 | uart_receiver1/divider<6>_MC | NULL | NULL | uart_receiver1/divider<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_FALSE | N_PZ_235 | IV_TRUE | uart_receiver1/divider<6>
SPPTERM | 8 | IV_TRUE | uart_receiver1/divider<5> | IV_TRUE | N_PZ_260 | IV_FALSE | N_PZ_235 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1>

SRFF_INSTANCE | uart_receiver1/divider<6>_MC.REG | uart_receiver1/divider<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/divider<6>_MC.D | 6377 | ? | 0 | 0 | uart_receiver1/divider<6>_MC | NULL | NULL | uart_receiver1/divider<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 6249 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/divider<6>_MC.Q | 6376 | ? | 0 | 0 | uart_receiver1/divider<6>_MC | NULL | NULL | uart_receiver1/divider<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | uart_receiver1/count<1>_MC | MAINRX_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/count<1>_MC.SI | uart_receiver1/count<1>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/count<1>_MC.D1 | 6385 | ? | 0 | 0 | uart_receiver1/count<1>_MC | NULL | NULL | uart_receiver1/count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/count<1>_MC.D2 | 6384 | ? | 0 | 0 | uart_receiver1/count<1>_MC | NULL | NULL | uart_receiver1/count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | uart_receiver1/count<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | uart_receiver1/count<1>_MC.CLKF | 6386 | ? | 0 | 0 | uart_receiver1/count<1>_MC | NULL | NULL | uart_receiver1/count<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk

SRFF_INSTANCE | uart_receiver1/count<1>_MC.REG | uart_receiver1/count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/count<1>_MC.D | 6383 | ? | 0 | 0 | uart_receiver1/count<1>_MC | NULL | NULL | uart_receiver1/count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | uart_receiver1/count<1>_MC.CLKF | 6386 | ? | 0 | 0 | uart_receiver1/count<1>_MC | NULL | NULL | uart_receiver1/count<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/count<1>_MC.Q | 6382 | ? | 0 | 0 | uart_receiver1/count<1>_MC | NULL | NULL | uart_receiver1/count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | uart_receiver1/count<2>_MC | MAINRX_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/count<2>_MC.SI | uart_receiver1/count<2>_MC | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/count<2>_MC.D1 | 6391 | ? | 0 | 0 | uart_receiver1/count<2>_MC | NULL | NULL | uart_receiver1/count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/count<2>_MC.D2 | 6390 | ? | 0 | 0 | uart_receiver1/count<2>_MC | NULL | NULL | uart_receiver1/count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | uart_receiver1/count<1>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | uart_receiver1/count<2>_MC.CLKF | 6392 | ? | 0 | 0 | uart_receiver1/count<2>_MC | NULL | NULL | uart_receiver1/count<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk

SRFF_INSTANCE | uart_receiver1/count<2>_MC.REG | uart_receiver1/count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/count<2>_MC.D | 6389 | ? | 0 | 0 | uart_receiver1/count<2>_MC | NULL | NULL | uart_receiver1/count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | uart_receiver1/count<2>_MC.CLKF | 6392 | ? | 0 | 0 | uart_receiver1/count<2>_MC | NULL | NULL | uart_receiver1/count<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/count<2>_MC.Q | 6388 | ? | 0 | 0 | uart_receiver1/count<2>_MC | NULL | NULL | uart_receiver1/count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_277_MC | MAINRX_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_277 | 6394 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_277_MC.Q | N_PZ_277_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_277_MC.SI | N_PZ_277_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_277_MC.D1 | 6397 | ? | 0 | 0 | N_PZ_277_MC | NULL | NULL | N_PZ_277_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_277_MC.D2 | 6398 | ? | 0 | 0 | N_PZ_277_MC | NULL | NULL | N_PZ_277_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_277_MC.REG | N_PZ_277_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_277_MC.D | 6396 | ? | 0 | 0 | N_PZ_277_MC | NULL | NULL | N_PZ_277_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_277_MC.Q | 6395 | ? | 0 | 0 | N_PZ_277_MC | NULL | NULL | N_PZ_277_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | BUSY | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BUSY_MC.Q | 6399 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BUSY | 6400 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | BUSY | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | EN_SEGMENT_MC | MAINRX_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | EN_SEGMENT_MC.Q | 6405 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | EN_SEGMENT_MC.Q | EN_SEGMENT_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | EN_SEGMENT_MC.SI | EN_SEGMENT_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | EN_SEGMENT_MC.D1 | 6403 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | EN_SEGMENT_MC.D2 | 6402 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | EN_SEGMENT_MC.REG | EN_SEGMENT_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | EN_SEGMENT_MC.D | 6401 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | EN_SEGMENT_MC.Q | 6404 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | EN_SEGMENT | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | EN_SEGMENT_MC.Q | 6405 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | EN_SEGMENT_MC.Q | EN_SEGMENT_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | EN_SEGMENT | 6406 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | EN_SEGMENT | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<0>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<0>_MC.Q | 6500 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<0>_MC.Q | OUT_D<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<0>_MC.SI | OUT_D<0>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<0>_MC.D1 | 6409 | ? | 0 | 0 | OUT_D<0>_MC | NULL | NULL | OUT_D<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<0>_MC.D2 | 6408 | ? | 0 | 0 | OUT_D<0>_MC | NULL | NULL | OUT_D<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 7 | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>
SPPTERM | 7 | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>

SRFF_INSTANCE | OUT_D<0>_MC.REG | OUT_D<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<0>_MC.D | 6407 | ? | 0 | 0 | OUT_D<0>_MC | NULL | NULL | OUT_D<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<0>_MC.Q | 6499 | ? | 0 | 0 | OUT_D<0>_MC | NULL | NULL | OUT_D<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<0>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<1> | 6415 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<1>_MC.Q | uart_receiver1/idata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<0>_MC.SI | buatdata<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<1> | 6415 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<1>_MC.Q | uart_receiver1/idata<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<0>_MC.D1 | 6413 | ? | 0 | 0 | buatdata<0>_MC | NULL | NULL | buatdata<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<0>_MC.D2 | 6414 | ? | 0 | 0 | buatdata<0>_MC | NULL | NULL | buatdata<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<0>_MC.REG | buatdata<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<0>_MC.D | 6412 | ? | 0 | 0 | buatdata<0>_MC | NULL | NULL | buatdata<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<0>_MC.Q | 6411 | ? | 0 | 0 | buatdata<0>_MC | NULL | NULL | buatdata<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<1>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_277 | 6394 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_277_MC.Q | N_PZ_277_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 6418 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/IREG | 6538 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<1> | 6415 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<1>_MC.Q | uart_receiver1/idata<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<1>_MC.SI | uart_receiver1/idata<1>_MC | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_277 | 6394 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_277_MC.Q | N_PZ_277_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<1>_MC.CE | 6417 | ? | 0 | 0 | uart_receiver1/idata<1>_MC | NULL | NULL | uart_receiver1/idata<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_277

SRFF_INSTANCE | uart_receiver1/idata<1>_MC.REG | uart_receiver1/idata<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RXD_II/IREG | 6538 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 6418 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<1>_MC.CE | 6417 | ? | 0 | 0 | uart_receiver1/idata<1>_MC | NULL | NULL | uart_receiver1/idata<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_277
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<1>_MC.Q | 6416 | ? | 0 | 0 | uart_receiver1/idata<1>_MC | NULL | NULL | uart_receiver1/idata<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<1>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<2> | 6425 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<2>_MC.Q | uart_receiver1/idata<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<1>_MC.SI | buatdata<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<2> | 6425 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<2>_MC.Q | uart_receiver1/idata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<1>_MC.D1 | 6423 | ? | 0 | 0 | buatdata<1>_MC | NULL | NULL | buatdata<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<1>_MC.D2 | 6424 | ? | 0 | 0 | buatdata<1>_MC | NULL | NULL | buatdata<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<1>_MC.REG | buatdata<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<1>_MC.D | 6422 | ? | 0 | 0 | buatdata<1>_MC | NULL | NULL | buatdata<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<1>_MC.Q | 6421 | ? | 0 | 0 | buatdata<1>_MC | NULL | NULL | buatdata<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<2>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<2> | 6425 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<2>_MC.Q | uart_receiver1/idata<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<2>_MC.SI | uart_receiver1/idata<2>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<2>_MC.D1 | 6429 | ? | 0 | 0 | uart_receiver1/idata<2>_MC | NULL | NULL | uart_receiver1/idata<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<2>_MC.D2 | 6428 | ? | 0 | 0 | uart_receiver1/idata<2>_MC | NULL | NULL | uart_receiver1/idata<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<2>_MC.CE | 6431 | ? | 0 | 0 | uart_receiver1/idata<2>_MC | NULL | NULL | uart_receiver1/idata<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>

SRFF_INSTANCE | uart_receiver1/idata<2>_MC.REG | uart_receiver1/idata<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<2>_MC.D | 6427 | ? | 0 | 0 | uart_receiver1/idata<2>_MC | NULL | NULL | uart_receiver1/idata<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<2>_MC.CE | 6431 | ? | 0 | 0 | uart_receiver1/idata<2>_MC | NULL | NULL | uart_receiver1/idata<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<2>_MC.Q | 6426 | ? | 0 | 0 | uart_receiver1/idata<2>_MC | NULL | NULL | uart_receiver1/idata<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<3>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<4> | 6438 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<4>_MC.Q | uart_receiver1/idata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<3>_MC.SI | buatdata<3>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<4> | 6438 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<4>_MC.Q | uart_receiver1/idata<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<3>_MC.D1 | 6436 | ? | 0 | 0 | buatdata<3>_MC | NULL | NULL | buatdata<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<3>_MC.D2 | 6437 | ? | 0 | 0 | buatdata<3>_MC | NULL | NULL | buatdata<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<3>_MC.REG | buatdata<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<3>_MC.D | 6435 | ? | 0 | 0 | buatdata<3>_MC | NULL | NULL | buatdata<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<3>_MC.Q | 6434 | ? | 0 | 0 | buatdata<3>_MC | NULL | NULL | buatdata<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<4>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<4> | 6438 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<4>_MC.Q | uart_receiver1/idata<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<4>_MC.SI | uart_receiver1/idata<4>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<4>_MC.D1 | 6442 | ? | 0 | 0 | uart_receiver1/idata<4>_MC | NULL | NULL | uart_receiver1/idata<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<4>_MC.D2 | 6441 | ? | 0 | 0 | uart_receiver1/idata<4>_MC | NULL | NULL | uart_receiver1/idata<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<4>_MC.CE | 6443 | ? | 0 | 0 | uart_receiver1/idata<4>_MC | NULL | NULL | uart_receiver1/idata<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>

SRFF_INSTANCE | uart_receiver1/idata<4>_MC.REG | uart_receiver1/idata<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<4>_MC.D | 6440 | ? | 0 | 0 | uart_receiver1/idata<4>_MC | NULL | NULL | uart_receiver1/idata<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<4>_MC.CE | 6443 | ? | 0 | 0 | uart_receiver1/idata<4>_MC | NULL | NULL | uart_receiver1/idata<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<4>_MC.Q | 6439 | ? | 0 | 0 | uart_receiver1/idata<4>_MC | NULL | NULL | uart_receiver1/idata<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<4>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<5> | 6449 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<5>_MC.Q | uart_receiver1/idata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<4>_MC.SI | buatdata<4>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<5> | 6449 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<5>_MC.Q | uart_receiver1/idata<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<4>_MC.D1 | 6447 | ? | 0 | 0 | buatdata<4>_MC | NULL | NULL | buatdata<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<4>_MC.D2 | 6448 | ? | 0 | 0 | buatdata<4>_MC | NULL | NULL | buatdata<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<4>_MC.REG | buatdata<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<4>_MC.D | 6446 | ? | 0 | 0 | buatdata<4>_MC | NULL | NULL | buatdata<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<4>_MC.Q | 6445 | ? | 0 | 0 | buatdata<4>_MC | NULL | NULL | buatdata<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<5>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<5> | 6449 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<5>_MC.Q | uart_receiver1/idata<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<5>_MC.SI | uart_receiver1/idata<5>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<5>_MC.D1 | 6453 | ? | 0 | 0 | uart_receiver1/idata<5>_MC | NULL | NULL | uart_receiver1/idata<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<5>_MC.D2 | 6452 | ? | 0 | 0 | uart_receiver1/idata<5>_MC | NULL | NULL | uart_receiver1/idata<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<5>_MC.CE | 6454 | ? | 0 | 0 | uart_receiver1/idata<5>_MC | NULL | NULL | uart_receiver1/idata<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>

SRFF_INSTANCE | uart_receiver1/idata<5>_MC.REG | uart_receiver1/idata<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<5>_MC.D | 6451 | ? | 0 | 0 | uart_receiver1/idata<5>_MC | NULL | NULL | uart_receiver1/idata<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<5>_MC.CE | 6454 | ? | 0 | 0 | uart_receiver1/idata<5>_MC | NULL | NULL | uart_receiver1/idata<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<5>_MC.Q | 6450 | ? | 0 | 0 | uart_receiver1/idata<5>_MC | NULL | NULL | uart_receiver1/idata<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<5>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<6> | 6460 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<6>_MC.Q | uart_receiver1/idata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<5>_MC.SI | buatdata<5>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<6> | 6460 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<6>_MC.Q | uart_receiver1/idata<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<5>_MC.D1 | 6458 | ? | 0 | 0 | buatdata<5>_MC | NULL | NULL | buatdata<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<5>_MC.D2 | 6459 | ? | 0 | 0 | buatdata<5>_MC | NULL | NULL | buatdata<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<5>_MC.REG | buatdata<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<5>_MC.D | 6457 | ? | 0 | 0 | buatdata<5>_MC | NULL | NULL | buatdata<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<5>_MC.Q | 6456 | ? | 0 | 0 | buatdata<5>_MC | NULL | NULL | buatdata<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<6>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<6> | 6460 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<6>_MC.Q | uart_receiver1/idata<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<6>_MC.SI | uart_receiver1/idata<6>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<6>_MC.D1 | 6464 | ? | 0 | 0 | uart_receiver1/idata<6>_MC | NULL | NULL | uart_receiver1/idata<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<6>_MC.D2 | 6463 | ? | 0 | 0 | uart_receiver1/idata<6>_MC | NULL | NULL | uart_receiver1/idata<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<6>_MC.CE | 6465 | ? | 0 | 0 | uart_receiver1/idata<6>_MC | NULL | NULL | uart_receiver1/idata<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>

SRFF_INSTANCE | uart_receiver1/idata<6>_MC.REG | uart_receiver1/idata<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<6>_MC.D | 6462 | ? | 0 | 0 | uart_receiver1/idata<6>_MC | NULL | NULL | uart_receiver1/idata<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<6>_MC.CE | 6465 | ? | 0 | 0 | uart_receiver1/idata<6>_MC | NULL | NULL | uart_receiver1/idata<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<6>_MC.Q | 6461 | ? | 0 | 0 | uart_receiver1/idata<6>_MC | NULL | NULL | uart_receiver1/idata<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<6>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<7> | 6471 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<7>_MC.Q | uart_receiver1/idata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<6>_MC.SI | buatdata<6>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<7> | 6471 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<7>_MC.Q | uart_receiver1/idata<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<6>_MC.D1 | 6469 | ? | 0 | 0 | buatdata<6>_MC | NULL | NULL | buatdata<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<7>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<6>_MC.D2 | 6470 | ? | 0 | 0 | buatdata<6>_MC | NULL | NULL | buatdata<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<6>_MC.REG | buatdata<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<6>_MC.D | 6468 | ? | 0 | 0 | buatdata<6>_MC | NULL | NULL | buatdata<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<6>_MC.Q | 6467 | ? | 0 | 0 | buatdata<6>_MC | NULL | NULL | buatdata<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<7>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<7> | 6471 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<7>_MC.Q | uart_receiver1/idata<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<7>_MC.SI | uart_receiver1/idata<7>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<7>_MC.D1 | 6475 | ? | 0 | 0 | uart_receiver1/idata<7>_MC | NULL | NULL | uart_receiver1/idata<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<7>_MC.D2 | 6474 | ? | 0 | 0 | uart_receiver1/idata<7>_MC | NULL | NULL | uart_receiver1/idata<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<7>_MC.CE | 6476 | ? | 0 | 0 | uart_receiver1/idata<7>_MC | NULL | NULL | uart_receiver1/idata<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>

SRFF_INSTANCE | uart_receiver1/idata<7>_MC.REG | uart_receiver1/idata<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<7>_MC.D | 6473 | ? | 0 | 0 | uart_receiver1/idata<7>_MC | NULL | NULL | uart_receiver1/idata<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<7>_MC.CE | 6476 | ? | 0 | 0 | uart_receiver1/idata<7>_MC | NULL | NULL | uart_receiver1/idata<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<7>_MC.Q | 6472 | ? | 0 | 0 | uart_receiver1/idata<7>_MC | NULL | NULL | uart_receiver1/idata<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<7>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<8> | 6482 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<8>_MC.Q | uart_receiver1/idata<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<7>_MC.SI | buatdata<7>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<8> | 6482 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<8>_MC.Q | uart_receiver1/idata<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<7>_MC.D1 | 6480 | ? | 0 | 0 | buatdata<7>_MC | NULL | NULL | buatdata<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<7>_MC.D2 | 6481 | ? | 0 | 0 | buatdata<7>_MC | NULL | NULL | buatdata<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<7>_MC.REG | buatdata<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<7>_MC.D | 6479 | ? | 0 | 0 | buatdata<7>_MC | NULL | NULL | buatdata<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<7>_MC.Q | 6478 | ? | 0 | 0 | buatdata<7>_MC | NULL | NULL | buatdata<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<8>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_277 | 6394 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_277_MC.Q | N_PZ_277_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<8> | 6482 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<8>_MC.Q | uart_receiver1/idata<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<8>_MC.SI | uart_receiver1/idata<8>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_277 | 6394 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_277_MC.Q | N_PZ_277_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<8>_MC.D1 | 6486 | ? | 0 | 0 | uart_receiver1/idata<8>_MC | NULL | NULL | uart_receiver1/idata<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<8>_MC.D2 | 6485 | ? | 0 | 0 | uart_receiver1/idata<8>_MC | NULL | NULL | uart_receiver1/idata<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<8>_MC.CE | 6487 | ? | 0 | 0 | uart_receiver1/idata<8>_MC | NULL | NULL | uart_receiver1/idata<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_277

SRFF_INSTANCE | uart_receiver1/idata<8>_MC.REG | uart_receiver1/idata<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<8>_MC.D | 6484 | ? | 0 | 0 | uart_receiver1/idata<8>_MC | NULL | NULL | uart_receiver1/idata<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<8>_MC.CE | 6487 | ? | 0 | 0 | uart_receiver1/idata<8>_MC | NULL | NULL | uart_receiver1/idata<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_277
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<8>_MC.Q | 6483 | ? | 0 | 0 | uart_receiver1/idata<8>_MC | NULL | NULL | uart_receiver1/idata<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | buatdata<2>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<3> | 6493 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<3>_MC.Q | uart_receiver1/idata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | buatdata<2>_MC.SI | buatdata<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/idata<3> | 6493 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<3>_MC.Q | uart_receiver1/idata<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | buatdata<2>_MC.D1 | 6491 | ? | 0 | 0 | buatdata<2>_MC | NULL | NULL | buatdata<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | buatdata<2>_MC.D2 | 6492 | ? | 0 | 0 | buatdata<2>_MC | NULL | NULL | buatdata<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | buatdata<2>_MC.REG | buatdata<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | buatdata<2>_MC.D | 6490 | ? | 0 | 0 | buatdata<2>_MC | NULL | NULL | buatdata<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | buatdata<2>_MC.Q | 6489 | ? | 0 | 0 | buatdata<2>_MC | NULL | NULL | buatdata<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | uart_receiver1/idata<3>_MC | MAINRX_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | uart_receiver1/idata<3> | 6493 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/idata<3>_MC.Q | uart_receiver1/idata<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | uart_receiver1/idata<3>_MC.SI | uart_receiver1/idata<3>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 6430 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<0> | 6222 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<0>_MC.Q | uart_receiver1/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<1> | 6381 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<1>_MC.Q | uart_receiver1/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<2> | 6387 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<2>_MC.Q | uart_receiver1/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | uart_receiver1/idata<3>_MC.D1 | 6497 | ? | 0 | 0 | uart_receiver1/idata<3>_MC | NULL | NULL | uart_receiver1/idata<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | uart_receiver1/idata<3>_MC.D2 | 6496 | ? | 0 | 0 | uart_receiver1/idata<3>_MC | NULL | NULL | uart_receiver1/idata<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | uart_receiver1/idata<3>_MC.CE | 6498 | ? | 0 | 0 | uart_receiver1/idata<3>_MC | NULL | NULL | uart_receiver1/idata<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>

SRFF_INSTANCE | uart_receiver1/idata<3>_MC.REG | uart_receiver1/idata<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | uart_receiver1/idata<3>_MC.D | 6495 | ? | 0 | 0 | uart_receiver1/idata<3>_MC | NULL | NULL | uart_receiver1/idata<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | uart_receiver1/idata<3>_MC.CE | 6498 | ? | 0 | 0 | uart_receiver1/idata<3>_MC | NULL | NULL | uart_receiver1/idata<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | uart_receiver1/idata<3>_MC.Q | 6494 | ? | 0 | 0 | uart_receiver1/idata<3>_MC | NULL | NULL | uart_receiver1/idata<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<0> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<0>_MC.Q | 6500 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<0>_MC.Q | OUT_D<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<0> | 6501 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<1>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<1>_MC.Q | 6506 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<1>_MC.Q | OUT_D<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<1>_MC.SI | OUT_D<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<1>_MC.D1 | 6504 | ? | 0 | 0 | OUT_D<1>_MC | NULL | NULL | OUT_D<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<1>_MC.D2 | 6503 | ? | 0 | 0 | OUT_D<1>_MC | NULL | NULL | OUT_D<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>
SPPTERM | 7 | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>

SRFF_INSTANCE | OUT_D<1>_MC.REG | OUT_D<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<1>_MC.D | 6502 | ? | 0 | 0 | OUT_D<1>_MC | NULL | NULL | OUT_D<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<1>_MC.Q | 6505 | ? | 0 | 0 | OUT_D<1>_MC | NULL | NULL | OUT_D<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<1> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<1>_MC.Q | 6506 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<1>_MC.Q | OUT_D<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<1> | 6507 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<2>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<2>_MC.Q | 6512 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<2>_MC.Q | OUT_D<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<2>_MC.SI | OUT_D<2>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<2>_MC.D1 | 6510 | ? | 0 | 0 | OUT_D<2>_MC | NULL | NULL | OUT_D<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<2>_MC.D2 | 6509 | ? | 0 | 0 | OUT_D<2>_MC | NULL | NULL | OUT_D<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>

SRFF_INSTANCE | OUT_D<2>_MC.REG | OUT_D<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<2>_MC.D | 6508 | ? | 0 | 0 | OUT_D<2>_MC | NULL | NULL | OUT_D<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<2>_MC.Q | 6511 | ? | 0 | 0 | OUT_D<2>_MC | NULL | NULL | OUT_D<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<2> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<2>_MC.Q | 6512 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<2>_MC.Q | OUT_D<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<2> | 6513 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<3>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<3>_MC.Q | 6518 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<3>_MC.Q | OUT_D<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<3>_MC.SI | OUT_D<3>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<3>_MC.D1 | 6516 | ? | 0 | 0 | OUT_D<3>_MC | NULL | NULL | OUT_D<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<3>_MC.D2 | 6515 | ? | 0 | 0 | OUT_D<3>_MC | NULL | NULL | OUT_D<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
SPPTERM | 7 | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
SPPTERM | 8 | IV_FALSE | buatdata<0> | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>

SRFF_INSTANCE | OUT_D<3>_MC.REG | OUT_D<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<3>_MC.D | 6514 | ? | 0 | 0 | OUT_D<3>_MC | NULL | NULL | OUT_D<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<3>_MC.Q | 6517 | ? | 0 | 0 | OUT_D<3>_MC | NULL | NULL | OUT_D<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<3> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<3>_MC.Q | 6518 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<3>_MC.Q | OUT_D<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<3> | 6519 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<4>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<4>_MC.Q | 6524 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<4>_MC.Q | OUT_D<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<4>_MC.SI | OUT_D<4>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<4>_MC.D1 | 6522 | ? | 0 | 0 | OUT_D<4>_MC | NULL | NULL | OUT_D<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<4>_MC.D2 | 6521 | ? | 0 | 0 | OUT_D<4>_MC | NULL | NULL | OUT_D<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 6 | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 6 | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>

SRFF_INSTANCE | OUT_D<4>_MC.REG | OUT_D<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<4>_MC.D | 6520 | ? | 0 | 0 | OUT_D<4>_MC | NULL | NULL | OUT_D<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<4>_MC.Q | 6523 | ? | 0 | 0 | OUT_D<4>_MC | NULL | NULL | OUT_D<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<4> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<4>_MC.Q | 6524 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<4>_MC.Q | OUT_D<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<4> | 6525 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<5>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<5>_MC.Q | 6530 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<5>_MC.Q | OUT_D<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<5>_MC.SI | OUT_D<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<5>_MC.D1 | 6528 | ? | 0 | 0 | OUT_D<5>_MC | NULL | NULL | OUT_D<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<5>_MC.D2 | 6527 | ? | 0 | 0 | OUT_D<5>_MC | NULL | NULL | OUT_D<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 7 | IV_FALSE | buatdata<0> | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>

SRFF_INSTANCE | OUT_D<5>_MC.REG | OUT_D<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<5>_MC.D | 6526 | ? | 0 | 0 | OUT_D<5>_MC | NULL | NULL | OUT_D<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<5>_MC.Q | 6529 | ? | 0 | 0 | OUT_D<5>_MC | NULL | NULL | OUT_D<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<5> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<5>_MC.Q | 6530 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<5>_MC.Q | OUT_D<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<5> | 6531 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | OUT_D<6>_MC | MAINRX_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | OUT_D<6>_MC.Q | 6536 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<6>_MC.Q | OUT_D<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | OUT_D<6>_MC.SI | OUT_D<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<1> | 6420 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<1>_MC.Q | buatdata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<3> | 6433 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<3>_MC.Q | buatdata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<4> | 6444 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<4>_MC.Q | buatdata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<5> | 6455 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<5>_MC.Q | buatdata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<6> | 6466 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<6>_MC.Q | buatdata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<7> | 6477 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<7>_MC.Q | buatdata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<0> | 6410 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<0>_MC.Q | buatdata<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | buatdata<2> | 6488 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | buatdata<2>_MC.Q | buatdata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | OUT_D<6>_MC.D1 | 6534 | ? | 0 | 0 | OUT_D<6>_MC | NULL | NULL | OUT_D<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | OUT_D<6>_MC.D2 | 6533 | ? | 0 | 0 | OUT_D<6>_MC | NULL | NULL | OUT_D<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
SPPTERM | 7 | IV_FALSE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>

SRFF_INSTANCE | OUT_D<6>_MC.REG | OUT_D<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | OUT_D<6>_MC.D | 6532 | ? | 0 | 0 | OUT_D<6>_MC | NULL | NULL | OUT_D<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | OUT_D<6>_MC.Q | 6535 | ? | 0 | 0 | OUT_D<6>_MC | NULL | NULL | OUT_D<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | OUT_D<6> | MAINRX_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | OUT_D<6>_MC.Q | 6536 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | OUT_D<6>_MC.Q | OUT_D<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | OUT_D<6> | 6537 | PO | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | OUT_D<6> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | uart_receiver1/divider<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | uart_receiver1/clk_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | uart_receiver1/divider<14>_MC | 1 | NULL | 0 | NULL | 0 | 143 | 51200
FBPIN | 4 | uart_receiver1/divider<13>_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | uart_receiver1/divider<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | uart_receiver1/divider<12>_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 7 | uart_receiver1/divider<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | uart_receiver1/divider<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | uart_receiver1/divider<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | uart_receiver1/divider<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | uart_receiver1/divider<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | uart_receiver1/divider<6>_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 13 | N_PZ_260_MC | 1 | NULL | 0 | NULL | 0 | 138 | 49152
FBPIN | 14 | uart_receiver1/divider<4>_MC | 1 | NULL | 0 | NULL | 0 | 137 | 49152
FBPIN | 15 | uart_receiver1/divider<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | N_PZ_227_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | OUT_D<3>_MC | 1 | NULL | 0 | OUT_D<3> | 1 | 2 | 53248
FBPIN | 2 | uart_receiver1/divider<22>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | OUT_D<2>_MC | 1 | NULL | 0 | OUT_D<2> | 1 | 3 | 53248
FBPIN | 4 | OUT_D<0>_MC | 1 | NULL | 0 | OUT_D<0> | 1 | 4 | 49152
FBPIN | 5 | OUT_D<1>_MC | 1 | NULL | 0 | OUT_D<1> | 1 | 5 | 53248
FBPIN | 6 | uart_receiver1/divider<21>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | uart_receiver1/divider<20>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | uart_receiver1/divider<19>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | uart_receiver1/divider<18>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | uart_receiver1/divider<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | uart_receiver1/divider<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | OUT_D<5>_MC | 1 | NULL | 0 | OUT_D<5> | 1 | 6 | 53248
FBPIN | 13 | OUT_D<6>_MC | 1 | NULL | 0 | OUT_D<6> | 1 | 7 | 49152
FBPIN | 14 | OUT_D<4>_MC | 1 | NULL | 0 | OUT_D<4> | 1 | 9 | 49152
FBPIN | 15 | uart_receiver1/divider<23>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 16 | uart_receiver1/divider<15>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | uart_receiver1/count<3>_MC | 1 | NULL | 0 | NULL | 0 | 136 | 49152
FBPIN | 2 | uart_receiver1/count<2>_MC | 1 | NULL | 0 | NULL | 0 | 135 | 49152
FBPIN | 3 | uart_receiver1/count<1>_MC | 1 | NULL | 0 | NULL | 0 | 134 | 49152
FBPIN | 4 | buatdata<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | uart_receiver1/count<0>_MC | 1 | NULL | 0 | NULL | 0 | 133 | 49152
FBPIN | 6 | buatdata<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | buatdata<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | buatdata<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | buatdata<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | buatdata<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | uart_receiver1/divider<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | uart_receiver1/divider<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | uart_receiver1/divider<24>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | buatdata<7>_MC | 1 | NULL | 0 | NULL | 0 | 132 | 49152
FBPIN | 15 | N_PZ_235_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | buatdata<6>_MC | 1 | NULL | 0 | NULL | 0 | 131 | 49152

FB_INSTANCE | FOOBAR4_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | BUSY_MC | 1 | NULL | 0 | BUSY | 1 | 11 | 49152
FBPIN | 2 | EN_SEGMENT_MC | 1 | NULL | 0 | EN_SEGMENT | 1 | 12 | 49152
FBPIN | 7 | N_PZ_277_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | uart_receiver1/idata<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | uart_receiver1/idata<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | uart_receiver1/idata<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | uart_receiver1/idata<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | uart_receiver1/idata<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | uart_receiver1/idata<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | uart_receiver1/idata<8>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR5_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | CLK_II | 1 | NULL | 0 | 32 | 57344
FBPIN | 6 | uart_receiver1/idata<1>_MC | 1 | RXD_II | 1 | NULL | 0 | 30 | 57344

FB_INSTANCE | FOOBAR6_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR7_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR12_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR15_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR17_ | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR1__ctinst/5 | 6250 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 6 | 12 | CT_SI6
SIGNAL | NODE | FOOBAR1__ctinst/6 | 6380 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR2__ctinst/5 | 6268 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6252 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 6419 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6314 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/count<3> | 6217 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/count<3>_MC.Q | uart_receiver1/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_277 | 6394 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | N_PZ_277_MC.Q | N_PZ_277_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 6432 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR4__ctinst/5 | 6216 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 5 | 12 | CT_SI5
SPPTERM | 2 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | N_PZ_277

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | uart_receiver1/clk | 6228 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | uart_receiver1/clk_MC.Q | uart_receiver1/clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR5__ctinst/4 | 6418 | ? | 0 | 0 | MAINRX_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | MAINRX_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 56
PLA_TERM | 0 | 
SPPTERM | 1 | IV_FALSE | uart_receiver1/divider<11>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<5> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<9>
PLA_TERM | 3 | 
SPPTERM | 15 | IV_TRUE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227
PLA_TERM | 4 | 
SPPTERM | 6 | IV_TRUE | uart_receiver1/divider<10> | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<9> | IV_TRUE | uart_receiver1/divider<8> | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 8 | 
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 9 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<9> | IV_FALSE | uart_receiver1/divider<8>
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<9> | IV_FALSE | uart_receiver1/divider<7>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<9> | IV_TRUE | uart_receiver1/divider<8> | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<9> | IV_FALSE | N_PZ_235
PLA_TERM | 13 | 
SPPTERM | 23 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<5> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1>
PLA_TERM | 15 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | uart_receiver1/divider<5> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 16 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | uart_receiver1/divider<5> | IV_FALSE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 17 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 18 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 19 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 20 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 21 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<1>
PLA_TERM | 22 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<1>
PLA_TERM | 23 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 24 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 25 | 
SPPTERM | 21 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 26 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2>
PLA_TERM | 27 | 
SPPTERM | 17 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<1>
PLA_TERM | 28 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<1>
PLA_TERM | 29 | 
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 30 | 
SPPTERM | 22 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 31 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<3>
PLA_TERM | 32 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3>
PLA_TERM | 33 | 
SPPTERM | 18 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<1>
PLA_TERM | 34 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<1>
PLA_TERM | 35 | 
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 36 | 
SPPTERM | 20 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<0> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 37 | 
SPPTERM | 2 | IV_TRUE | uart_receiver1/divider<5> | IV_TRUE | N_PZ_260
PLA_TERM | 38 | 
SPPTERM | 15 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0>
PLA_TERM | 39 | 
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<2> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 40 | 
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8> | IV_FALSE | uart_receiver1/divider<7> | IV_FALSE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<6>
PLA_TERM | 41 | 
SPPTERM | 14 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227
PLA_TERM | 42 | 
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<7>
PLA_TERM | 43 | 
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<8>
PLA_TERM | 44 | 
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<9>
PLA_TERM | 45 | 
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | uart_receiver1/divider<9> | IV_TRUE | uart_receiver1/divider<8> | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
PLA_TERM | 46 | 
SPPTERM | 16 | IV_TRUE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | N_PZ_235
PLA_TERM | 47 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<4>
PLA_TERM | 48 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<4>
PLA_TERM | 49 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_FALSE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4>
PLA_TERM | 50 | 
SPPTERM | 19 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_FALSE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1>
PLA_TERM | 51 | 
SPPTERM | 16 | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_TRUE | N_PZ_227 | IV_TRUE | uart_receiver1/divider<4> | IV_FALSE | uart_receiver1/divider<1>
PLA_TERM | 52 | 
SPPTERM | 14 | IV_FALSE | uart_receiver1/divider<11> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24>
PLA_TERM | 53 | 
SPPTERM | 15 | IV_FALSE | uart_receiver1/divider<10> | IV_FALSE | uart_receiver1/divider<12> | IV_FALSE | uart_receiver1/divider<13> | IV_FALSE | uart_receiver1/divider<14> | IV_FALSE | uart_receiver1/divider<15> | IV_FALSE | uart_receiver1/divider<16> | IV_FALSE | uart_receiver1/divider<17> | IV_FALSE | uart_receiver1/divider<18> | IV_FALSE | uart_receiver1/divider<19> | IV_FALSE | uart_receiver1/divider<20> | IV_FALSE | uart_receiver1/divider<21> | IV_FALSE | uart_receiver1/divider<22> | IV_FALSE | uart_receiver1/divider<23> | IV_FALSE | uart_receiver1/divider<24> | IV_FALSE | uart_receiver1/divider<9>
PLA_TERM | 54 | 
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_FALSE | N_PZ_235 | IV_TRUE | uart_receiver1/divider<6>
PLA_TERM | 55 | 
SPPTERM | 8 | IV_TRUE | uart_receiver1/divider<5> | IV_TRUE | N_PZ_260 | IV_FALSE | N_PZ_235 | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1>

PLA | FOOBAR2_ | 15
PLA_TERM | 0 | 
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
PLA_TERM | 1 | 
SPPTERM | 7 | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
PLA_TERM | 2 | 
SPPTERM | 7 | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>
PLA_TERM | 3 | 
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
PLA_TERM | 4 | 
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 7 | IV_TRUE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
PLA_TERM | 7 | 
SPPTERM | 8 | IV_FALSE | buatdata<0> | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>
PLA_TERM | 8 | 
SPPTERM | 6 | IV_FALSE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
PLA_TERM | 9 | 
SPPTERM | 6 | IV_TRUE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
PLA_TERM | 10 | 
SPPTERM | 6 | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>
PLA_TERM | 11 | 
SPPTERM | 7 | IV_FALSE | buatdata<0> | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
PLA_TERM | 12 | 
SPPTERM | 6 | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_TRUE | buatdata<2>
PLA_TERM | 13 | 
SPPTERM | 6 | IV_FALSE | buatdata<1> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7>
PLA_TERM | 14 | 
SPPTERM | 7 | IV_FALSE | buatdata<0> | IV_TRUE | buatdata<3> | IV_TRUE | buatdata<4> | IV_TRUE | buatdata<5> | IV_TRUE | buatdata<6> | IV_TRUE | buatdata<7> | IV_FALSE | buatdata<2>

PLA | FOOBAR3_ | 22
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_FALSE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<7> | IV_FALSE | N_PZ_235
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<7> | IV_TRUE | N_PZ_235
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | N_PZ_260 | IV_TRUE | uart_receiver1/divider<8>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/count<0>
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | uart_receiver1/count<1>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<6>
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<5>
PLA_TERM | 28 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<4>
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<3>
PLA_TERM | 34 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<2>
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<1>
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<8>
PLA_TERM | 52 | 
SPPTERM | 7 | IV_TRUE | uart_receiver1/divider<5> | IV_TRUE | uart_receiver1/divider<0> | IV_TRUE | uart_receiver1/divider<2> | IV_TRUE | uart_receiver1/divider<3> | IV_TRUE | uart_receiver1/divider<4> | IV_TRUE | uart_receiver1/divider<1> | IV_TRUE | uart_receiver1/divider<6>
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/idata<7>

PLA | FOOBAR4_ | 11
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
PLA_TERM | 5 | 
SPPTERM | 2 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | N_PZ_277
PLA_TERM | 28 | 
SPPTERM | 2 | IV_FALSE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>
PLA_TERM | 31 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
PLA_TERM | 34 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | uart_receiver1/count<1> | IV_TRUE | uart_receiver1/count<2>
PLA_TERM | 46 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>
PLA_TERM | 52 | 
SPPTERM | 5 | IV_FALSE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | uart_receiver1/count<1> | IV_FALSE | uart_receiver1/count<2>
PLA_TERM | 55 | 
SPPTERM | 4 | IV_TRUE | uart_receiver1/count<3> | IV_FALSE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_277

PLA | FOOBAR5_ | 2
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | uart_receiver1/clk
PLA_TERM | 25 | 
SPPTERM | 4 | IV_FALSE | uart_receiver1/count<3> | IV_TRUE | uart_receiver1/count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_277

BUSINFO | OUT_D<6:0> | 7 | 0 | 1 | OUT_D<0> | 6 | OUT_D<1> | 5 | OUT_D<2> | 4 | OUT_D<3> | 3 | OUT_D<4> | 2 | OUT_D<5> | 1 | OUT_D<6> | 0

IOSTD | LVCMOS18
RXD | LVCMOS18
CLK | LVCMOS18
BUSY | LVCMOS18
EN_SEGMENT | LVCMOS18
OUT_D<0> | LVCMOS18
OUT_D<1> | LVCMOS18
OUT_D<2> | LVCMOS18
OUT_D<3> | LVCMOS18
OUT_D<4> | LVCMOS18
OUT_D<5> | LVCMOS18
OUT_D<6> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | uart_receiver1/divider<21> | NULL | 1 | uart_receiver1/divider<13> | NULL | 2 | uart_receiver1/divider<11> | NULL | 3 | uart_receiver1/divider<24> | NULL | 4 | uart_receiver1/divider<18> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | uart_receiver1/divider<16> | NULL | 6 | uart_receiver1/divider<9> | NULL | 7 | uart_receiver1/divider<23> | NULL | 8 | uart_receiver1/divider<8> | NULL | 9 | N_PZ_235 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | BUSY_MC.UIM | NULL | 11 | uart_receiver1/divider<3> | NULL | 12 | uart_receiver1/divider<1> | NULL | 13 | uart_receiver1/divider<4> | NULL | 14 | N_PZ_227 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | uart_receiver1/divider<0> | NULL | 16 | uart_receiver1/divider<15> | NULL | 17 | uart_receiver1/divider<7> | NULL | 18 | uart_receiver1/divider<12> | NULL | 19 | uart_receiver1/divider<22> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 20 | uart_receiver1/divider<6> | NULL | 21 | uart_receiver1/divider<17> | NULL | 22 | uart_receiver1/divider<14> | NULL | 23 | uart_receiver1/divider<10> | NULL | 24 | uart_receiver1/divider<19> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 26 | uart_receiver1/divider<2> | NULL | 28 | uart_receiver1/divider<5> | NULL | 31 | N_PZ_260 | NULL | 32 | uart_receiver1/divider<20> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 205 | 187 | 198 | 228 | 208 | 210 | 194 | 214 | 226 | 230 | 232 | 190 | 192 | 197 | 199 | 188 | 215 | 227 | 189 | 201 | 195 | 209 | 186 | 184 | 207 | -1 | 191 | -1 | 193 | -1 | -1 | 196 | 206 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | buatdata<7> | NULL | 1 | buatdata<2> | NULL | 2 | buatdata<0> | NULL | 5 | buatdata<6> | NULL | 6 | buatdata<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 7 | buatdata<4> | NULL | 10 | BUSY_MC.UIM | NULL | 12 | buatdata<5> | NULL | 18 | buatdata<1> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 229 | 223 | 225 | -1 | -1 | 231 | 222 | 221 | -1 | -1 | 232 | -1 | 219 | -1 | -1 | -1 | -1 | -1 | 224 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | uart_receiver1/idata<4> | NULL | 1 | uart_receiver1/idata<7> | NULL | 2 | uart_receiver1/idata<3> | NULL | 3 | N_PZ_260 | NULL | 4 | uart_receiver1/idata<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | uart_receiver1/idata<8> | NULL | 6 | uart_receiver1/idata<1> | NULL | 7 | uart_receiver1/divider<2> | NULL | 8 | uart_receiver1/divider<8> | NULL | 9 | N_PZ_235 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | BUSY_MC.UIM | NULL | 11 | uart_receiver1/divider<3> | NULL | 12 | uart_receiver1/count<0> | NULL | 13 | uart_receiver1/count<2> | NULL | 15 | uart_receiver1/idata<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | uart_receiver1/idata<6> | NULL | 17 | uart_receiver1/divider<7> | NULL | 18 | uart_receiver1/count<1> | NULL | 20 | uart_receiver1/divider<6> | NULL | 21 | uart_receiver1/divider<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 23 | uart_receiver1/divider<0> | NULL | 26 | uart_receiver1/clk | NULL | 27 | uart_receiver1/divider<1> | NULL | 32 | uart_receiver1/divider<4> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 242 | 239 | 244 | 196 | 246 | 247 | 253 | 191 | 226 | 230 | 232 | 190 | 220 | 217 | -1 | 241 | 240 | 227 | 218 | -1 | 195 | 193 | -1 | 188 | -1 | -1 | 185 | 192 | -1 | -1 | -1 | -1 | 197 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | uart_receiver1/count<2> | NULL | 2 | uart_receiver1/count<3> | NULL | 4 | uart_receiver1/count<0> | NULL | 7 | uart_receiver1/clk | NULL | 8 | uart_receiver1/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 9 | N_PZ_277 | NULL | 10 | BUSY_MC.UIM | NULL | 17 | RXD | 30

FB_IMUX_INDEX | FOOBAR4_ | 217 | -1 | 216 | -1 | 220 | -1 | -1 | 185 | 218 | 238 | 232 | -1 | -1 | -1 | -1 | -1 | -1 | 49 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR5_ | 2 | uart_receiver1/count<3> | NULL | 4 | uart_receiver1/count<0> | NULL | 7 | uart_receiver1/clk | NULL | 9 | N_PZ_277 | NULL | 10 | BUSY_MC.UIM | NULL

FB_IMUX_INDEX | FOOBAR5_ | -1 | -1 | 216 | -1 | 220 | -1 | -1 | 185 | -1 | 238 | 232 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | RXD | 0 | 0 | CLK | 1 | 1
