#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Wed Mar  6 17:14:46 2024
# Process ID: 18312
# Current directory: C:/Users/iresh/OneDrive/Desktop/asic labs/lab2/asic_lab2/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15796 C:\Users\iresh\OneDrive\Desktop\asic labs\lab2\asic_lab2\lab_2\lab_2.xpr
# Log file: C:/Users/iresh/OneDrive/Desktop/asic labs/lab2/asic_lab2/lab_2/vivado.log
# Journal file: C:/Users/iresh/OneDrive/Desktop/asic labs/lab2/asic_lab2/lab_2\vivado.jou
# Running On: iresh, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34069 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/iresh/OneDrive/Desktop/asic labs/lab2/asic_lab2/lab_2/lab_2.xpr}
update_compile_order -fileset sources_1
create_bd_design "PMIC"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
endgroup
create_bd_cell -type module -reference fsm fsm_0
set_property location {1.5 248 108} [get_bd_cells fsm_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins fsm_0/clk]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins fsm_0/rst]
save_bd_design
