
---------- Begin Simulation Statistics ----------
final_tick                               173410000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15663                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712120                       # Number of bytes of host memory used
host_op_rate                                    17848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.64                       # Real time elapsed on the host
host_tick_rate                           270010836962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10056                       # Number of instructions simulated
sim_ops                                         11462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173410                       # Number of seconds simulated
sim_ticks                                173410000000                       # Number of ticks simulated
system.cpu.committedInsts                       10056                       # Number of instructions committed
system.cpu.committedOps                         11462                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.724443                       # CPI: cycles per instruction
system.cpu.discardedOps                          1894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                             809                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.579897                       # IPC: instructions per cycle
system.cpu.numCycles                            17341                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7955     69.40%     69.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                     70      0.61%     70.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1732     15.11%     85.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1705     14.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11462                       # Class of committed instruction
system.cpu.tickCycles                           16532                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           654                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3491                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2310                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               561                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1631                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     656                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             40.220723                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     281                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 40                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3429                       # number of overall hits
system.cpu.dcache.overall_hits::total            3429                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          181                       # number of overall misses
system.cpu.dcache.overall_misses::total           181                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8660080000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8660080000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8660080000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8660080000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050139                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050139                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50058265.895954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50058265.895954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47845745.856354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47845745.856354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           20                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3290500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3290500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3451004000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3451004000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.042725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.044598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21506535.947712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21506535.947712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21434807.453416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21434807.453416                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4450008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4450008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52353035.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52353035.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1885434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1885434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.043005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22716072.289157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22716072.289157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           88                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4210072000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4210072000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.053301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47841727.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47841727.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1405066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1405066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20072371.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20072371.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    160504000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    160504000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data     20063000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total     20063000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    100000000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    100000000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data     50000000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total     50000000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     40126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     40126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data     20063000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total     20063000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           102.018793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.245399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         140063000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   102.018793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.099628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.099628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.159180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               10159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2446                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1378                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3478                       # number of overall hits
system.cpu.icache.overall_hits::total            3478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          415                       # number of overall misses
system.cpu.icache.overall_misses::total           415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20930000000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20930000000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20930000000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20930000000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.106602                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.106602                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.106602                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.106602                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50433734.939759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50433734.939759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50433734.939759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50433734.939759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           76                       # number of writebacks
system.cpu.icache.writebacks::total                76                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8506729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8506729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8506729000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8506729000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.106602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.106602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.106602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.106602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20498142.168675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20498142.168675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20498142.168675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20498142.168675                       # average overall mshr miss latency
system.cpu.icache.replacements                     76                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20930000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20930000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.106602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.106602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50433734.939759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50433734.939759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8506729000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8506729000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.106602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.106602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20498142.168675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20498142.168675                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           198.522391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.380723                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          30063000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   198.522391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.387739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.387739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8201                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 173410000000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     10056                       # Number of Instructions committed
system.cpu.thread0.numOps                       11462                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                  10000000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.138140032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 51                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         578                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         74                       # Number of write requests accepted
system.mem_ctrls.readBursts                       578                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       74                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   578                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   74                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    106.769995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    211.192645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   36992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  173210000000                       # Total gap between requests
system.mem_ctrls.avgGap                  265659509.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 149841.416296638025                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 59788.939507525516                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 19929.646502508505                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          415                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          163                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           74                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14165250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      6164500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1620074061500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34133.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37819.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 21892892722.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         36992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            578                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       153163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data        60158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           213321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       153163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       153163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       153163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data        60158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          213321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  568                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  54                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 9679750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           20329750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17041.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35791.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                   2                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 41                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate             0.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    68.753022                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    65.849013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    39.467206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127          567     97.93%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191            4      0.69%     98.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255            1      0.17%     98.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319            1      0.17%     98.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383            2      0.35%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447            1      0.17%     99.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511            1      0.17%     99.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575            1      0.17%     99.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::576-639            1      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 36352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.209630                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.019930                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate                6.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2541840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1351020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2477580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13688647440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3127364280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  63955870080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   80778466260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.823576                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 166240761250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5790460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1378778750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1592220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          846285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1577940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         67860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13688647440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2866703280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  64175374080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80734809105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.571819                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 166814104750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5790460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    805435250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                508                       # Transaction distribution
system.membus.trans_dist::WritebackClean           76                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            93                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          326                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1232                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        31424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        10432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   41856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               578                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.034602                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.182928                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     558     96.54%     96.54% # Request fanout histogram
system.membus.snoop_fanout::1                      20      3.46%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 578                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 173410000000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              958000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2277750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             894500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
