module SEG7_LUT(  
	input [2:0]id,
	output reg[6:0]os
);
always@(id)
begin
case(id)
3'b000:os=7'b100_0000;
3'b001:os=7'b111_1001;
3'b010:os=7'b010_0100;
3'b011:os=7'b011_0000;
3'b100:os=7'b001_1001;
3'b101:os=7'b001_0010;
3'b110:os=7'b000_0010;
3'b111:os=7'b111_1000;
endcase
end
endmodule