{
  "module_name": "hw.h",
  "hash_id": "cf41d5530a49710c4d3ba71b0e0f774cd4ba5e29ece603c1a441aa76be7625b7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath10k/hw.h",
  "human_readable_source": " \n \n\n#ifndef _HW_H_\n#define _HW_H_\n\n#include \"targaddrs.h\"\n\nenum ath10k_bus {\n\tATH10K_BUS_PCI,\n\tATH10K_BUS_AHB,\n\tATH10K_BUS_SDIO,\n\tATH10K_BUS_USB,\n\tATH10K_BUS_SNOC,\n};\n\n#define ATH10K_FW_DIR\t\t\t\"ath10k\"\n\n#define QCA988X_2_0_DEVICE_ID_UBNT   (0x11ac)\n#define QCA988X_2_0_DEVICE_ID   (0x003c)\n#define QCA6164_2_1_DEVICE_ID   (0x0041)\n#define QCA6174_2_1_DEVICE_ID   (0x003e)\n#define QCA6174_3_2_DEVICE_ID   (0x0042)\n#define QCA99X0_2_0_DEVICE_ID   (0x0040)\n#define QCA9888_2_0_DEVICE_ID\t(0x0056)\n#define QCA9984_1_0_DEVICE_ID\t(0x0046)\n#define QCA9377_1_0_DEVICE_ID   (0x0042)\n#define QCA9887_1_0_DEVICE_ID   (0x0050)\n\n \n#define QCA988X_HW_1_0_CHIP_ID_REV\t0x0\n\n \n#define QCA988X_HW_2_0_VERSION\t\t0x4100016c\n#define QCA988X_HW_2_0_CHIP_ID_REV\t0x2\n#define QCA988X_HW_2_0_FW_DIR\t\tATH10K_FW_DIR \"/QCA988X/hw2.0\"\n#define QCA988X_HW_2_0_BOARD_DATA_FILE\t\"board.bin\"\n#define QCA988X_HW_2_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA9887_HW_1_0_VERSION\t\t0x4100016d\n#define QCA9887_HW_1_0_CHIP_ID_REV\t0\n#define QCA9887_HW_1_0_FW_DIR\t\tATH10K_FW_DIR \"/QCA9887/hw1.0\"\n#define QCA9887_HW_1_0_BOARD_DATA_FILE\t\"board.bin\"\n#define QCA9887_HW_1_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA6174_HW_1_0_VERSION\t\t0x05000000\n#define QCA6174_HW_1_1_VERSION\t\t0x05000001\n#define QCA6174_HW_1_3_VERSION\t\t0x05000003\n#define QCA6174_HW_2_1_VERSION\t\t0x05010000\n#define QCA6174_HW_3_0_VERSION\t\t0x05020000\n#define QCA6174_HW_3_2_VERSION\t\t0x05030000\n\n \n#define QCA9377_HW_1_0_DEV_VERSION\t0x05020000\n#define QCA9377_HW_1_1_DEV_VERSION\t0x05020001\n\nenum qca6174_pci_rev {\n\tQCA6174_PCI_REV_1_1 = 0x11,\n\tQCA6174_PCI_REV_1_3 = 0x13,\n\tQCA6174_PCI_REV_2_0 = 0x20,\n\tQCA6174_PCI_REV_3_0 = 0x30,\n};\n\nenum qca6174_chip_id_rev {\n\tQCA6174_HW_1_0_CHIP_ID_REV = 0,\n\tQCA6174_HW_1_1_CHIP_ID_REV = 1,\n\tQCA6174_HW_1_3_CHIP_ID_REV = 2,\n\tQCA6174_HW_2_1_CHIP_ID_REV = 4,\n\tQCA6174_HW_2_2_CHIP_ID_REV = 5,\n\tQCA6174_HW_3_0_CHIP_ID_REV = 8,\n\tQCA6174_HW_3_1_CHIP_ID_REV = 9,\n\tQCA6174_HW_3_2_CHIP_ID_REV = 10,\n};\n\nenum qca9377_chip_id_rev {\n\tQCA9377_HW_1_0_CHIP_ID_REV = 0x0,\n\tQCA9377_HW_1_1_CHIP_ID_REV = 0x1,\n};\n\n#define QCA6174_HW_2_1_FW_DIR\t\tATH10K_FW_DIR \"/QCA6174/hw2.1\"\n#define QCA6174_HW_2_1_BOARD_DATA_FILE\t\"board.bin\"\n#define QCA6174_HW_2_1_PATCH_LOAD_ADDR\t0x1234\n\n#define QCA6174_HW_3_0_FW_DIR\t\tATH10K_FW_DIR \"/QCA6174/hw3.0\"\n#define QCA6174_HW_3_0_BOARD_DATA_FILE\t\"board.bin\"\n#define QCA6174_HW_3_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA99X0_HW_1_0_CHIP_ID_REV     0x0\n\n \n#define QCA99X0_HW_2_0_DEV_VERSION     0x01000000\n#define QCA99X0_HW_2_0_CHIP_ID_REV     0x1\n#define QCA99X0_HW_2_0_FW_DIR          ATH10K_FW_DIR \"/QCA99X0/hw2.0\"\n#define QCA99X0_HW_2_0_BOARD_DATA_FILE \"board.bin\"\n#define QCA99X0_HW_2_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA9984_HW_1_0_DEV_VERSION\t0x1000000\n#define QCA9984_HW_DEV_TYPE\t\t0xa\n#define QCA9984_HW_1_0_CHIP_ID_REV\t0x0\n#define QCA9984_HW_1_0_FW_DIR\t\tATH10K_FW_DIR \"/QCA9984/hw1.0\"\n#define QCA9984_HW_1_0_BOARD_DATA_FILE \"board.bin\"\n#define QCA9984_HW_1_0_EBOARD_DATA_FILE \"eboard.bin\"\n#define QCA9984_HW_1_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA9888_HW_2_0_DEV_VERSION\t0x1000000\n#define QCA9888_HW_DEV_TYPE\t\t0xc\n#define QCA9888_HW_2_0_CHIP_ID_REV\t0x0\n#define QCA9888_HW_2_0_FW_DIR\t\tATH10K_FW_DIR \"/QCA9888/hw2.0\"\n#define QCA9888_HW_2_0_BOARD_DATA_FILE \"board.bin\"\n#define QCA9888_HW_2_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA9377_HW_1_0_FW_DIR          ATH10K_FW_DIR \"/QCA9377/hw1.0\"\n#define QCA9377_HW_1_0_BOARD_DATA_FILE \"board.bin\"\n#define QCA9377_HW_1_0_PATCH_LOAD_ADDR\t0x1234\n\n \n#define QCA4019_HW_1_0_DEV_VERSION     0x01000000\n#define QCA4019_HW_1_0_FW_DIR          ATH10K_FW_DIR \"/QCA4019/hw1.0\"\n#define QCA4019_HW_1_0_BOARD_DATA_FILE \"board.bin\"\n#define QCA4019_HW_1_0_PATCH_LOAD_ADDR  0x1234\n\n \n#define WCN3990_HW_1_0_DEV_VERSION\tATH10K_HW_WCN3990\n#define WCN3990_HW_1_0_FW_DIR\t\tATH10K_FW_DIR \"/WCN3990/hw1.0\"\n\n#define ATH10K_FW_FILE_BASE\t\t\"firmware\"\n#define ATH10K_FW_API_MAX\t\t6\n#define ATH10K_FW_API_MIN\t\t2\n\n#define ATH10K_FW_API2_FILE\t\t\"firmware-2.bin\"\n#define ATH10K_FW_API3_FILE\t\t\"firmware-3.bin\"\n\n \n#define ATH10K_FW_API4_FILE\t\t\"firmware-4.bin\"\n\n \n#define ATH10K_FW_API5_FILE\t\t\"firmware-5.bin\"\n\n \n#define ATH10K_FW_API6_FILE\t\t\"firmware-6.bin\"\n\n#define ATH10K_FW_UTF_FILE\t\t\"utf.bin\"\n#define ATH10K_FW_UTF_API2_FILE\t\t\"utf-2.bin\"\n\n#define ATH10K_FW_UTF_FILE_BASE\t\t\"utf\"\n\n \n#define ATH10K_FIRMWARE_MAGIC               \"QCA-ATH10K\"\n#define ATH10K_BOARD_MAGIC                  \"QCA-ATH10K-BOARD\"\n\n#define ATH10K_BOARD_API2_FILE         \"board-2.bin\"\n\n#define REG_DUMP_COUNT_QCA988X 60\n\nstruct ath10k_fw_ie {\n\t__le32 id;\n\t__le32 len;\n\tu8 data[];\n};\n\nenum ath10k_fw_ie_type {\n\tATH10K_FW_IE_FW_VERSION = 0,\n\tATH10K_FW_IE_TIMESTAMP = 1,\n\tATH10K_FW_IE_FEATURES = 2,\n\tATH10K_FW_IE_FW_IMAGE = 3,\n\tATH10K_FW_IE_OTP_IMAGE = 4,\n\n\t \n\tATH10K_FW_IE_WMI_OP_VERSION = 5,\n\n\t \n\tATH10K_FW_IE_HTT_OP_VERSION = 6,\n\n\t \n\tATH10K_FW_IE_FW_CODE_SWAP_IMAGE = 7,\n};\n\nenum ath10k_fw_wmi_op_version {\n\tATH10K_FW_WMI_OP_VERSION_UNSET = 0,\n\n\tATH10K_FW_WMI_OP_VERSION_MAIN = 1,\n\tATH10K_FW_WMI_OP_VERSION_10_1 = 2,\n\tATH10K_FW_WMI_OP_VERSION_10_2 = 3,\n\tATH10K_FW_WMI_OP_VERSION_TLV = 4,\n\tATH10K_FW_WMI_OP_VERSION_10_2_4 = 5,\n\tATH10K_FW_WMI_OP_VERSION_10_4 = 6,\n\n\t \n\tATH10K_FW_WMI_OP_VERSION_MAX,\n};\n\nenum ath10k_fw_htt_op_version {\n\tATH10K_FW_HTT_OP_VERSION_UNSET = 0,\n\n\tATH10K_FW_HTT_OP_VERSION_MAIN = 1,\n\n\t \n\tATH10K_FW_HTT_OP_VERSION_10_1 = 2,\n\n\tATH10K_FW_HTT_OP_VERSION_TLV = 3,\n\n\tATH10K_FW_HTT_OP_VERSION_10_4 = 4,\n\n\t \n\tATH10K_FW_HTT_OP_VERSION_MAX,\n};\n\nenum ath10k_bd_ie_type {\n\t \n\tATH10K_BD_IE_BOARD = 0,\n\tATH10K_BD_IE_BOARD_EXT = 1,\n};\n\nenum ath10k_bd_ie_board_type {\n\tATH10K_BD_IE_BOARD_NAME = 0,\n\tATH10K_BD_IE_BOARD_DATA = 1,\n};\n\nenum ath10k_hw_rev {\n\tATH10K_HW_QCA988X,\n\tATH10K_HW_QCA6174,\n\tATH10K_HW_QCA99X0,\n\tATH10K_HW_QCA9888,\n\tATH10K_HW_QCA9984,\n\tATH10K_HW_QCA9377,\n\tATH10K_HW_QCA4019,\n\tATH10K_HW_QCA9887,\n\tATH10K_HW_WCN3990,\n};\n\nstruct ath10k_hw_regs {\n\tu32 rtc_soc_base_address;\n\tu32 rtc_wmac_base_address;\n\tu32 soc_core_base_address;\n\tu32 wlan_mac_base_address;\n\tu32 ce_wrapper_base_address;\n\tu32 ce0_base_address;\n\tu32 ce1_base_address;\n\tu32 ce2_base_address;\n\tu32 ce3_base_address;\n\tu32 ce4_base_address;\n\tu32 ce5_base_address;\n\tu32 ce6_base_address;\n\tu32 ce7_base_address;\n\tu32 ce8_base_address;\n\tu32 ce9_base_address;\n\tu32 ce10_base_address;\n\tu32 ce11_base_address;\n\tu32 soc_reset_control_si0_rst_mask;\n\tu32 soc_reset_control_ce_rst_mask;\n\tu32 soc_chip_id_address;\n\tu32 scratch_3_address;\n\tu32 fw_indicator_address;\n\tu32 pcie_local_base_address;\n\tu32 ce_wrap_intr_sum_host_msi_lsb;\n\tu32 ce_wrap_intr_sum_host_msi_mask;\n\tu32 pcie_intr_fw_mask;\n\tu32 pcie_intr_ce_mask_all;\n\tu32 pcie_intr_clr_address;\n\tu32 cpu_pll_init_address;\n\tu32 cpu_speed_address;\n\tu32 core_clk_div_address;\n};\n\nextern const struct ath10k_hw_regs qca988x_regs;\nextern const struct ath10k_hw_regs qca6174_regs;\nextern const struct ath10k_hw_regs qca99x0_regs;\nextern const struct ath10k_hw_regs qca4019_regs;\nextern const struct ath10k_hw_regs wcn3990_regs;\n\nstruct ath10k_hw_ce_regs_addr_map {\n\tu32 msb;\n\tu32 lsb;\n\tu32 mask;\n};\n\nstruct ath10k_hw_ce_ctrl1 {\n\tu32 addr;\n\tu32 hw_mask;\n\tu32 sw_mask;\n\tu32 hw_wr_mask;\n\tu32 sw_wr_mask;\n\tu32 reset_mask;\n\tu32 reset;\n\tstruct ath10k_hw_ce_regs_addr_map *src_ring;\n\tstruct ath10k_hw_ce_regs_addr_map *dst_ring;\n\tstruct ath10k_hw_ce_regs_addr_map *dmax; };\n\nstruct ath10k_hw_ce_cmd_halt {\n\tu32 status_reset;\n\tu32 msb;\n\tu32 mask;\n\tstruct ath10k_hw_ce_regs_addr_map *status; };\n\nstruct ath10k_hw_ce_host_ie {\n\tu32 copy_complete_reset;\n\tstruct ath10k_hw_ce_regs_addr_map *copy_complete; };\n\nstruct ath10k_hw_ce_host_wm_regs {\n\tu32 dstr_lmask;\n\tu32 dstr_hmask;\n\tu32 srcr_lmask;\n\tu32 srcr_hmask;\n\tu32 cc_mask;\n\tu32 wm_mask;\n\tu32 addr;\n};\n\nstruct ath10k_hw_ce_misc_regs {\n\tu32 axi_err;\n\tu32 dstr_add_err;\n\tu32 srcr_len_err;\n\tu32 dstr_mlen_vio;\n\tu32 dstr_overflow;\n\tu32 srcr_overflow;\n\tu32 err_mask;\n\tu32 addr;\n};\n\nstruct ath10k_hw_ce_dst_src_wm_regs {\n\tu32 addr;\n\tu32 low_rst;\n\tu32 high_rst;\n\tstruct ath10k_hw_ce_regs_addr_map *wm_low;\n\tstruct ath10k_hw_ce_regs_addr_map *wm_high; };\n\nstruct ath10k_hw_ce_ctrl1_upd {\n\tu32 shift;\n\tu32 mask;\n\tu32 enable;\n};\n\nstruct ath10k_hw_ce_regs {\n\tu32 sr_base_addr_lo;\n\tu32 sr_base_addr_hi;\n\tu32 sr_size_addr;\n\tu32 dr_base_addr_lo;\n\tu32 dr_base_addr_hi;\n\tu32 dr_size_addr;\n\tu32 ce_cmd_addr;\n\tu32 misc_ie_addr;\n\tu32 sr_wr_index_addr;\n\tu32 dst_wr_index_addr;\n\tu32 current_srri_addr;\n\tu32 current_drri_addr;\n\tu32 ddr_addr_for_rri_low;\n\tu32 ddr_addr_for_rri_high;\n\tu32 ce_rri_low;\n\tu32 ce_rri_high;\n\tu32 host_ie_addr;\n\tstruct ath10k_hw_ce_host_wm_regs *wm_regs;\n\tstruct ath10k_hw_ce_misc_regs *misc_regs;\n\tstruct ath10k_hw_ce_ctrl1 *ctrl1_regs;\n\tstruct ath10k_hw_ce_cmd_halt *cmd_halt;\n\tstruct ath10k_hw_ce_host_ie *host_ie;\n\tstruct ath10k_hw_ce_dst_src_wm_regs *wm_srcr;\n\tstruct ath10k_hw_ce_dst_src_wm_regs *wm_dstr;\n\tstruct ath10k_hw_ce_ctrl1_upd *upd;\n};\n\nstruct ath10k_hw_values {\n\tu32 rtc_state_val_on;\n\tu8 ce_count;\n\tu8 msi_assign_ce_max;\n\tu8 num_target_ce_config_wlan;\n\tu16 ce_desc_meta_data_mask;\n\tu8 ce_desc_meta_data_lsb;\n\tu32 rfkill_pin;\n\tu32 rfkill_cfg;\n\tbool rfkill_on_level;\n};\n\nextern const struct ath10k_hw_values qca988x_values;\nextern const struct ath10k_hw_values qca6174_values;\nextern const struct ath10k_hw_values qca99x0_values;\nextern const struct ath10k_hw_values qca9888_values;\nextern const struct ath10k_hw_values qca4019_values;\nextern const struct ath10k_hw_values wcn3990_values;\nextern const struct ath10k_hw_ce_regs wcn3990_ce_regs;\nextern const struct ath10k_hw_ce_regs qcax_ce_regs;\n\nvoid ath10k_hw_fill_survey_time(struct ath10k *ar, struct survey_info *survey,\n\t\t\t\tu32 cc, u32 rcc, u32 cc_prev, u32 rcc_prev);\n\nint ath10k_hw_diag_fast_download(struct ath10k *ar,\n\t\t\t\t u32 address,\n\t\t\t\t const void *buffer,\n\t\t\t\t u32 length);\n\n#define QCA_REV_988X(ar) ((ar)->hw_rev == ATH10K_HW_QCA988X)\n#define QCA_REV_9887(ar) ((ar)->hw_rev == ATH10K_HW_QCA9887)\n#define QCA_REV_6174(ar) ((ar)->hw_rev == ATH10K_HW_QCA6174)\n#define QCA_REV_99X0(ar) ((ar)->hw_rev == ATH10K_HW_QCA99X0)\n#define QCA_REV_9888(ar) ((ar)->hw_rev == ATH10K_HW_QCA9888)\n#define QCA_REV_9984(ar) ((ar)->hw_rev == ATH10K_HW_QCA9984)\n#define QCA_REV_9377(ar) ((ar)->hw_rev == ATH10K_HW_QCA9377)\n#define QCA_REV_40XX(ar) ((ar)->hw_rev == ATH10K_HW_QCA4019)\n#define QCA_REV_WCN3990(ar) ((ar)->hw_rev == ATH10K_HW_WCN3990)\n\n \nenum ath10k_hw_txrx_mode {\n\tATH10K_HW_TXRX_RAW = 0,\n\n\t \n\tATH10K_HW_TXRX_NATIVE_WIFI = 1,\n\tATH10K_HW_TXRX_ETHERNET = 2,\n\n\t \n\tATH10K_HW_TXRX_MGMT = 3,\n};\n\nenum ath10k_mcast2ucast_mode {\n\tATH10K_MCAST2UCAST_DISABLED = 0,\n\tATH10K_MCAST2UCAST_ENABLED = 1,\n};\n\nenum ath10k_hw_rate_ofdm {\n\tATH10K_HW_RATE_OFDM_48M = 0,\n\tATH10K_HW_RATE_OFDM_24M,\n\tATH10K_HW_RATE_OFDM_12M,\n\tATH10K_HW_RATE_OFDM_6M,\n\tATH10K_HW_RATE_OFDM_54M,\n\tATH10K_HW_RATE_OFDM_36M,\n\tATH10K_HW_RATE_OFDM_18M,\n\tATH10K_HW_RATE_OFDM_9M,\n};\n\nenum ath10k_hw_rate_cck {\n\tATH10K_HW_RATE_CCK_LP_11M = 0,\n\tATH10K_HW_RATE_CCK_LP_5_5M,\n\tATH10K_HW_RATE_CCK_LP_2M,\n\tATH10K_HW_RATE_CCK_LP_1M,\n\tATH10K_HW_RATE_CCK_SP_11M,\n\tATH10K_HW_RATE_CCK_SP_5_5M,\n\tATH10K_HW_RATE_CCK_SP_2M,\n};\n\nenum ath10k_hw_rate_rev2_cck {\n\tATH10K_HW_RATE_REV2_CCK_LP_1M = 1,\n\tATH10K_HW_RATE_REV2_CCK_LP_2M,\n\tATH10K_HW_RATE_REV2_CCK_LP_5_5M,\n\tATH10K_HW_RATE_REV2_CCK_LP_11M,\n\tATH10K_HW_RATE_REV2_CCK_SP_2M,\n\tATH10K_HW_RATE_REV2_CCK_SP_5_5M,\n\tATH10K_HW_RATE_REV2_CCK_SP_11M,\n};\n\nenum ath10k_hw_cc_wraparound_type {\n\tATH10K_HW_CC_WRAP_DISABLED = 0,\n\n\t \n\tATH10K_HW_CC_WRAP_SHIFTED_ALL = 1,\n\n\t \n\tATH10K_HW_CC_WRAP_SHIFTED_EACH = 2,\n};\n\nenum ath10k_hw_refclk_speed {\n\tATH10K_HW_REFCLK_UNKNOWN = -1,\n\tATH10K_HW_REFCLK_48_MHZ = 0,\n\tATH10K_HW_REFCLK_19_2_MHZ = 1,\n\tATH10K_HW_REFCLK_24_MHZ = 2,\n\tATH10K_HW_REFCLK_26_MHZ = 3,\n\tATH10K_HW_REFCLK_37_4_MHZ = 4,\n\tATH10K_HW_REFCLK_38_4_MHZ = 5,\n\tATH10K_HW_REFCLK_40_MHZ = 6,\n\tATH10K_HW_REFCLK_52_MHZ = 7,\n\n\t \n\tATH10K_HW_REFCLK_COUNT,\n};\n\nstruct ath10k_hw_clk_params {\n\tu32 refclk;\n\tu32 div;\n\tu32 rnfrac;\n\tu32 settle_time;\n\tu32 refdiv;\n\tu32 outdiv;\n};\n\nstruct htt_rx_desc_ops;\n\nstruct ath10k_hw_params {\n\tu32 id;\n\tu16 dev_id;\n\tenum ath10k_bus bus;\n\tconst char *name;\n\tu32 patch_load_addr;\n\tint uart_pin;\n\tu32 otp_exe_param;\n\n\t \n\tenum ath10k_hw_cc_wraparound_type cc_wraparound_type;\n\n\t \n\tbool continuous_frag_desc;\n\n\t \n\tbool cck_rate_map_rev2;\n\n\tu32 channel_counters_freq_hz;\n\n\t \n\tu32 max_probe_resp_desc_thres;\n\n\tu32 tx_chain_mask;\n\tu32 rx_chain_mask;\n\tu32 max_spatial_stream;\n\tu32 cal_data_len;\n\n\tstruct ath10k_hw_params_fw {\n\t\tconst char *dir;\n\t\tconst char *board;\n\t\tsize_t board_size;\n\t\tconst char *eboard;\n\t\tsize_t ext_board_size;\n\t\tsize_t board_ext_size;\n\t} fw;\n\n\t \n\tbool sw_decrypt_mcast_mgmt;\n\n\t \n\tconst struct ath10k_htt_rx_desc_ops *rx_desc_ops;\n\n\tconst struct ath10k_hw_ops *hw_ops;\n\n\t \n\tint decap_align_bytes;\n\n\t \n\tconst struct ath10k_hw_clk_params *hw_clk;\n\tint target_cpu_freq;\n\n\t \n\tint spectral_bin_discard;\n\n\t \n\tint vht160_mcs_rx_highest;\n\tint vht160_mcs_tx_highest;\n\n\t \n\tint n_cipher_suites;\n\n\tu32 num_peers;\n\tu32 ast_skid_limit;\n\tu32 num_wds_entries;\n\n\t \n\tbool target_64bit;\n\n\t \n\tu32 rx_ring_fill_level;\n\n\t \n\tbool shadow_reg_support;\n\n\t \n\tbool rri_on_ddr;\n\n\t \n\tint spectral_bin_offset;\n\n\t \n\tbool hw_filter_reset_required;\n\n\t \n\tbool fw_diag_ce_download;\n\n\t \n\tbool bmi_large_size_download;\n\n\t \n\tbool uart_pin_workaround;\n\n\t \n\tbool credit_size_workaround;\n\n\t \n\tbool tx_stats_over_pktlog;\n\n\t \n\tbool supports_peer_stats_info;\n\n\tbool dynamic_sar_support;\n\n\tbool hw_restart_disconnect;\n\n\tbool use_fw_tx_credits;\n\n\tbool delay_unmap_buffer;\n};\n\nstruct htt_resp;\nstruct htt_data_tx_completion_ext;\nstruct htt_rx_ring_rx_desc_offsets;\n\n \nstruct ath10k_hw_ops {\n\tvoid (*set_coverage_class)(struct ath10k *ar, s16 value);\n\tint (*enable_pll_clk)(struct ath10k *ar);\n\tint (*tx_data_rssi_pad_bytes)(struct htt_resp *htt);\n\tint (*is_rssi_enable)(struct htt_resp *resp);\n};\n\nextern const struct ath10k_hw_ops qca988x_ops;\nextern const struct ath10k_hw_ops qca99x0_ops;\nextern const struct ath10k_hw_ops qca6174_ops;\nextern const struct ath10k_hw_ops qca6174_sdio_ops;\nextern const struct ath10k_hw_ops wcn3990_ops;\n\nextern const struct ath10k_hw_clk_params qca6174_clk[];\n\nstatic inline int\nath10k_tx_data_rssi_get_pad_bytes(struct ath10k_hw_params *hw,\n\t\t\t\t  struct htt_resp *htt)\n{\n\tif (hw->hw_ops->tx_data_rssi_pad_bytes)\n\t\treturn hw->hw_ops->tx_data_rssi_pad_bytes(htt);\n\treturn 0;\n}\n\nstatic inline int\nath10k_is_rssi_enable(struct ath10k_hw_params *hw,\n\t\t      struct htt_resp *resp)\n{\n\tif (hw->hw_ops->is_rssi_enable)\n\t\treturn hw->hw_ops->is_rssi_enable(resp);\n\treturn 0;\n}\n\n \n#define TARGET_NUM_VDEVS\t\t\t8\n#define TARGET_NUM_PEER_AST\t\t\t2\n#define TARGET_NUM_WDS_ENTRIES\t\t\t32\n#define TARGET_DMA_BURST_SIZE\t\t\t0\n#define TARGET_MAC_AGGR_DELIM\t\t\t0\n#define TARGET_AST_SKID_LIMIT\t\t\t16\n#define TARGET_NUM_STATIONS\t\t\t16\n#define TARGET_NUM_PEERS\t\t\t((TARGET_NUM_STATIONS) + \\\n\t\t\t\t\t\t (TARGET_NUM_VDEVS))\n#define TARGET_NUM_OFFLOAD_PEERS\t\t0\n#define TARGET_NUM_OFFLOAD_REORDER_BUFS         0\n#define TARGET_NUM_PEER_KEYS\t\t\t2\n#define TARGET_NUM_TIDS\t\t\t\t((TARGET_NUM_PEERS) * 2)\n#define TARGET_TX_CHAIN_MASK\t\t\t(BIT(0) | BIT(1) | BIT(2))\n#define TARGET_RX_CHAIN_MASK\t\t\t(BIT(0) | BIT(1) | BIT(2))\n#define TARGET_RX_TIMEOUT_LO_PRI\t\t100\n#define TARGET_RX_TIMEOUT_HI_PRI\t\t40\n\n#define TARGET_SCAN_MAX_PENDING_REQS\t\t4\n#define TARGET_BMISS_OFFLOAD_MAX_VDEV\t\t3\n#define TARGET_ROAM_OFFLOAD_MAX_VDEV\t\t3\n#define TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES\t8\n#define TARGET_GTK_OFFLOAD_MAX_VDEV\t\t3\n#define TARGET_NUM_MCAST_GROUPS\t\t\t0\n#define TARGET_NUM_MCAST_TABLE_ELEMS\t\t0\n#define TARGET_MCAST2UCAST_MODE\t\t\tATH10K_MCAST2UCAST_DISABLED\n#define TARGET_TX_DBG_LOG_SIZE\t\t\t1024\n#define TARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK 0\n#define TARGET_VOW_CONFIG\t\t\t0\n#define TARGET_NUM_MSDU_DESC\t\t\t(1024 + 400)\n#define TARGET_MAX_FRAG_ENTRIES\t\t\t0\n\n \n#define TARGET_10X_NUM_VDEVS\t\t\t16\n#define TARGET_10X_NUM_PEER_AST\t\t\t2\n#define TARGET_10X_NUM_WDS_ENTRIES\t\t32\n#define TARGET_10X_DMA_BURST_SIZE\t\t0\n#define TARGET_10X_MAC_AGGR_DELIM\t\t0\n#define TARGET_10X_AST_SKID_LIMIT\t\t128\n#define TARGET_10X_NUM_STATIONS\t\t\t128\n#define TARGET_10X_TX_STATS_NUM_STATIONS\t118\n#define TARGET_10X_NUM_PEERS\t\t\t((TARGET_10X_NUM_STATIONS) + \\\n\t\t\t\t\t\t (TARGET_10X_NUM_VDEVS))\n#define TARGET_10X_TX_STATS_NUM_PEERS\t\t((TARGET_10X_TX_STATS_NUM_STATIONS) + \\\n\t\t\t\t\t\t (TARGET_10X_NUM_VDEVS))\n#define TARGET_10X_NUM_OFFLOAD_PEERS\t\t0\n#define TARGET_10X_NUM_OFFLOAD_REORDER_BUFS\t0\n#define TARGET_10X_NUM_PEER_KEYS\t\t2\n#define TARGET_10X_NUM_TIDS_MAX\t\t\t256\n#define TARGET_10X_NUM_TIDS\t\t\tmin((TARGET_10X_NUM_TIDS_MAX), \\\n\t\t\t\t\t\t    (TARGET_10X_NUM_PEERS) * 2)\n#define TARGET_10X_TX_STATS_NUM_TIDS\t\tmin((TARGET_10X_NUM_TIDS_MAX), \\\n\t\t\t\t\t\t    (TARGET_10X_TX_STATS_NUM_PEERS) * 2)\n#define TARGET_10X_TX_CHAIN_MASK\t\t(BIT(0) | BIT(1) | BIT(2))\n#define TARGET_10X_RX_CHAIN_MASK\t\t(BIT(0) | BIT(1) | BIT(2))\n#define TARGET_10X_RX_TIMEOUT_LO_PRI\t\t100\n#define TARGET_10X_RX_TIMEOUT_HI_PRI\t\t40\n#define TARGET_10X_SCAN_MAX_PENDING_REQS\t4\n#define TARGET_10X_BMISS_OFFLOAD_MAX_VDEV\t2\n#define TARGET_10X_ROAM_OFFLOAD_MAX_VDEV\t2\n#define TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES\t8\n#define TARGET_10X_GTK_OFFLOAD_MAX_VDEV\t\t3\n#define TARGET_10X_NUM_MCAST_GROUPS\t\t0\n#define TARGET_10X_NUM_MCAST_TABLE_ELEMS\t0\n#define TARGET_10X_MCAST2UCAST_MODE\t\tATH10K_MCAST2UCAST_DISABLED\n#define TARGET_10X_TX_DBG_LOG_SIZE\t\t1024\n#define TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK 1\n#define TARGET_10X_VOW_CONFIG\t\t\t0\n#define TARGET_10X_NUM_MSDU_DESC\t\t(1024 + 400)\n#define TARGET_10X_MAX_FRAG_ENTRIES\t\t0\n\n \n#define TARGET_10_2_DMA_BURST_SIZE\t\t0\n\n \n#define TARGET_TLV_NUM_VDEVS\t\t\t4\n#define TARGET_TLV_NUM_STATIONS\t\t\t32\n#define TARGET_TLV_NUM_PEERS\t\t\t33\n#define TARGET_TLV_NUM_TDLS_VDEVS\t\t1\n#define TARGET_TLV_NUM_TIDS\t\t\t((TARGET_TLV_NUM_PEERS) * 2)\n#define TARGET_TLV_NUM_MSDU_DESC\t\t(1024 + 32)\n#define TARGET_TLV_NUM_MSDU_DESC_HL\t\t1024\n#define TARGET_TLV_NUM_WOW_PATTERNS\t\t22\n#define TARGET_TLV_MGMT_NUM_MSDU_DESC\t\t(50)\n\n \n#define TARGET_HL_TLV_NUM_PEERS\t\t\t33\n#define TARGET_HL_TLV_AST_SKID_LIMIT\t\t16\n#define TARGET_HL_TLV_NUM_WDS_ENTRIES\t\t2\n\n \n#define TARGET_QCA9377_HL_NUM_PEERS\t\t15\n\n \n#define CE_DIAG_PIPE\t7\n\n#define NUM_TARGET_CE_CONFIG_WLAN ar->hw_values->num_target_ce_config_wlan\n\n \n#define TARGET_10_4_NUM_VDEVS\t\t\t16\n#define TARGET_10_4_NUM_STATIONS\t\t32\n#define TARGET_10_4_NUM_PEERS\t\t\t((TARGET_10_4_NUM_STATIONS) + \\\n\t\t\t\t\t\t (TARGET_10_4_NUM_VDEVS))\n#define TARGET_10_4_ACTIVE_PEERS\t\t0\n\n#define TARGET_10_4_NUM_QCACHE_PEERS_MAX\t512\n#define TARGET_10_4_QCACHE_ACTIVE_PEERS\t\t50\n#define TARGET_10_4_QCACHE_ACTIVE_PEERS_PFC\t35\n#define TARGET_10_4_NUM_OFFLOAD_PEERS\t\t0\n#define TARGET_10_4_NUM_OFFLOAD_REORDER_BUFFS\t0\n#define TARGET_10_4_NUM_PEER_KEYS\t\t2\n#define TARGET_10_4_TGT_NUM_TIDS\t\t((TARGET_10_4_NUM_PEERS) * 2)\n#define TARGET_10_4_NUM_MSDU_DESC\t\t(1024 + 400)\n#define TARGET_10_4_NUM_MSDU_DESC_PFC\t\t2500\n#define TARGET_10_4_AST_SKID_LIMIT\t\t32\n\n \n#define TARGET_10_4_RX_TIMEOUT_LO_PRI\t\t100\n\n \n#define TARGET_10_4_RX_TIMEOUT_HI_PRI\t\t40\n\n#define TARGET_10_4_RX_DECAP_MODE\t\tATH10K_HW_TXRX_NATIVE_WIFI\n#define TARGET_10_4_SCAN_MAX_REQS\t\t4\n#define TARGET_10_4_BMISS_OFFLOAD_MAX_VDEV\t3\n#define TARGET_10_4_ROAM_OFFLOAD_MAX_VDEV\t3\n#define TARGET_10_4_ROAM_OFFLOAD_MAX_PROFILES   8\n\n \n#define TARGET_10_4_NUM_MCAST_GROUPS\t\t0\n#define TARGET_10_4_NUM_MCAST_TABLE_ELEMS\t0\n#define TARGET_10_4_MCAST2UCAST_MODE\t\t0\n\n#define TARGET_10_4_TX_DBG_LOG_SIZE\t\t1024\n#define TARGET_10_4_NUM_WDS_ENTRIES\t\t32\n#define TARGET_10_4_DMA_BURST_SIZE\t\t1\n#define TARGET_10_4_MAC_AGGR_DELIM\t\t0\n#define TARGET_10_4_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK 1\n#define TARGET_10_4_VOW_CONFIG\t\t\t0\n#define TARGET_10_4_GTK_OFFLOAD_MAX_VDEV\t3\n#define TARGET_10_4_11AC_TX_MAX_FRAGS\t\t2\n#define TARGET_10_4_MAX_PEER_EXT_STATS\t\t16\n#define TARGET_10_4_SMART_ANT_CAP\t\t0\n#define TARGET_10_4_BK_MIN_FREE\t\t\t0\n#define TARGET_10_4_BE_MIN_FREE\t\t\t0\n#define TARGET_10_4_VI_MIN_FREE\t\t\t0\n#define TARGET_10_4_VO_MIN_FREE\t\t\t0\n#define TARGET_10_4_RX_BATCH_MODE\t\t1\n#define TARGET_10_4_THERMAL_THROTTLING_CONFIG\t0\n#define TARGET_10_4_ATF_CONFIG\t\t\t0\n#define TARGET_10_4_IPHDR_PAD_CONFIG\t\t1\n#define TARGET_10_4_QWRAP_CONFIG\t\t0\n\n \n#define TARGET_10_4_NUM_TDLS_VDEVS\t\t1\n#define TARGET_10_4_NUM_TDLS_BUFFER_STA\t\t1\n#define TARGET_10_4_NUM_TDLS_SLEEP_STA\t\t1\n\n \n#define CE_COUNT_MAX 12\n\n \n#define CE_COUNT ar->hw_values->ce_count\n\n \n \n#define MSI_ASSIGN_FW\t\t0\n\n \n#define MSI_ASSIGN_CE_INITIAL\t1\n#define MSI_ASSIGN_CE_MAX\tar->hw_values->msi_assign_ce_max\n\n \n#define RTC_STATE_V_ON\t\t\t\tar->hw_values->rtc_state_val_on\n\n#define RTC_STATE_V_LSB\t\t\t\t0\n#define RTC_STATE_V_MASK\t\t\t0x00000007\n#define RTC_STATE_ADDRESS\t\t\t0x0000\n#define PCIE_SOC_WAKE_V_MASK\t\t\t0x00000001\n#define PCIE_SOC_WAKE_ADDRESS\t\t\t0x0004\n#define PCIE_SOC_WAKE_RESET\t\t\t0x00000000\n#define SOC_GLOBAL_RESET_ADDRESS\t\t0x0008\n\n#define RTC_SOC_BASE_ADDRESS\t\t\tar->regs->rtc_soc_base_address\n#define RTC_WMAC_BASE_ADDRESS\t\t\tar->regs->rtc_wmac_base_address\n#define MAC_COEX_BASE_ADDRESS\t\t\t0x00006000\n#define BT_COEX_BASE_ADDRESS\t\t\t0x00007000\n#define SOC_PCIE_BASE_ADDRESS\t\t\t0x00008000\n#define SOC_CORE_BASE_ADDRESS\t\t\tar->regs->soc_core_base_address\n#define WLAN_UART_BASE_ADDRESS\t\t\t0x0000c000\n#define WLAN_SI_BASE_ADDRESS\t\t\t0x00010000\n#define WLAN_GPIO_BASE_ADDRESS\t\t\t0x00014000\n#define WLAN_ANALOG_INTF_BASE_ADDRESS\t\t0x0001c000\n#define WLAN_MAC_BASE_ADDRESS\t\t\tar->regs->wlan_mac_base_address\n#define EFUSE_BASE_ADDRESS\t\t\t0x00030000\n#define FPGA_REG_BASE_ADDRESS\t\t\t0x00039000\n#define WLAN_UART2_BASE_ADDRESS\t\t\t0x00054c00\n#define CE_WRAPPER_BASE_ADDRESS\t\t\tar->regs->ce_wrapper_base_address\n#define CE0_BASE_ADDRESS\t\t\tar->regs->ce0_base_address\n#define CE1_BASE_ADDRESS\t\t\tar->regs->ce1_base_address\n#define CE2_BASE_ADDRESS\t\t\tar->regs->ce2_base_address\n#define CE3_BASE_ADDRESS\t\t\tar->regs->ce3_base_address\n#define CE4_BASE_ADDRESS\t\t\tar->regs->ce4_base_address\n#define CE5_BASE_ADDRESS\t\t\tar->regs->ce5_base_address\n#define CE6_BASE_ADDRESS\t\t\tar->regs->ce6_base_address\n#define CE7_BASE_ADDRESS\t\t\tar->regs->ce7_base_address\n#define DBI_BASE_ADDRESS\t\t\t0x00060000\n#define WLAN_ANALOG_INTF_PCIE_BASE_ADDRESS\t0x0006c000\n#define PCIE_LOCAL_BASE_ADDRESS\t\tar->regs->pcie_local_base_address\n\n#define SOC_RESET_CONTROL_ADDRESS\t\t0x00000000\n#define SOC_RESET_CONTROL_OFFSET\t\t0x00000000\n#define SOC_RESET_CONTROL_SI0_RST_MASK\t\tar->regs->soc_reset_control_si0_rst_mask\n#define SOC_RESET_CONTROL_CE_RST_MASK\t\tar->regs->soc_reset_control_ce_rst_mask\n#define SOC_RESET_CONTROL_CPU_WARM_RST_MASK\t0x00000040\n#define SOC_CPU_CLOCK_OFFSET\t\t\t0x00000020\n#define SOC_CPU_CLOCK_STANDARD_LSB\t\t0\n#define SOC_CPU_CLOCK_STANDARD_MASK\t\t0x00000003\n#define SOC_CLOCK_CONTROL_OFFSET\t\t0x00000028\n#define SOC_CLOCK_CONTROL_SI0_CLK_MASK\t\t0x00000001\n#define SOC_SYSTEM_SLEEP_OFFSET\t\t\t0x000000c4\n#define SOC_LPO_CAL_OFFSET\t\t\t0x000000e0\n#define SOC_LPO_CAL_ENABLE_LSB\t\t\t20\n#define SOC_LPO_CAL_ENABLE_MASK\t\t\t0x00100000\n#define SOC_LF_TIMER_CONTROL0_ADDRESS\t\t0x00000050\n#define SOC_LF_TIMER_CONTROL0_ENABLE_MASK\t0x00000004\n\n#define SOC_CHIP_ID_ADDRESS\t\t\tar->regs->soc_chip_id_address\n#define SOC_CHIP_ID_REV_LSB\t\t\t8\n#define SOC_CHIP_ID_REV_MASK\t\t\t0x00000f00\n\n#define WLAN_RESET_CONTROL_COLD_RST_MASK\t0x00000008\n#define WLAN_RESET_CONTROL_WARM_RST_MASK\t0x00000004\n#define WLAN_SYSTEM_SLEEP_DISABLE_LSB\t\t0\n#define WLAN_SYSTEM_SLEEP_DISABLE_MASK\t\t0x00000001\n\n#define WLAN_GPIO_PIN0_ADDRESS\t\t\t0x00000028\n#define WLAN_GPIO_PIN0_CONFIG_LSB\t\t11\n#define WLAN_GPIO_PIN0_CONFIG_MASK\t\t0x00007800\n#define WLAN_GPIO_PIN0_PAD_PULL_LSB\t\t5\n#define WLAN_GPIO_PIN0_PAD_PULL_MASK\t\t0x00000060\n#define WLAN_GPIO_PIN1_ADDRESS\t\t\t0x0000002c\n#define WLAN_GPIO_PIN1_CONFIG_MASK\t\t0x00007800\n#define WLAN_GPIO_PIN10_ADDRESS\t\t\t0x00000050\n#define WLAN_GPIO_PIN11_ADDRESS\t\t\t0x00000054\n#define WLAN_GPIO_PIN12_ADDRESS\t\t\t0x00000058\n#define WLAN_GPIO_PIN13_ADDRESS\t\t\t0x0000005c\n\n#define CLOCK_GPIO_OFFSET\t\t\t0xffffffff\n#define CLOCK_GPIO_BT_CLK_OUT_EN_LSB\t\t0\n#define CLOCK_GPIO_BT_CLK_OUT_EN_MASK\t\t0\n\n#define SI_CONFIG_OFFSET\t\t\t0x00000000\n#define SI_CONFIG_ERR_INT_LSB\t\t\t19\n#define SI_CONFIG_ERR_INT_MASK\t\t\t0x00080000\n#define SI_CONFIG_BIDIR_OD_DATA_LSB\t\t18\n#define SI_CONFIG_BIDIR_OD_DATA_MASK\t\t0x00040000\n#define SI_CONFIG_I2C_LSB\t\t\t16\n#define SI_CONFIG_I2C_MASK\t\t\t0x00010000\n#define SI_CONFIG_POS_SAMPLE_LSB\t\t7\n#define SI_CONFIG_POS_SAMPLE_MASK\t\t0x00000080\n#define SI_CONFIG_INACTIVE_DATA_LSB\t\t5\n#define SI_CONFIG_INACTIVE_DATA_MASK\t\t0x00000020\n#define SI_CONFIG_INACTIVE_CLK_LSB\t\t4\n#define SI_CONFIG_INACTIVE_CLK_MASK\t\t0x00000010\n#define SI_CONFIG_DIVIDER_LSB\t\t\t0\n#define SI_CONFIG_DIVIDER_MASK\t\t\t0x0000000f\n#define SI_CS_OFFSET\t\t\t\t0x00000004\n#define SI_CS_DONE_ERR_LSB\t\t\t10\n#define SI_CS_DONE_ERR_MASK\t\t\t0x00000400\n#define SI_CS_DONE_INT_LSB\t\t\t9\n#define SI_CS_DONE_INT_MASK\t\t\t0x00000200\n#define SI_CS_START_LSB\t\t\t\t8\n#define SI_CS_START_MASK\t\t\t0x00000100\n#define SI_CS_RX_CNT_LSB\t\t\t4\n#define SI_CS_RX_CNT_MASK\t\t\t0x000000f0\n#define SI_CS_TX_CNT_LSB\t\t\t0\n#define SI_CS_TX_CNT_MASK\t\t\t0x0000000f\n\n#define SI_TX_DATA0_OFFSET\t\t\t0x00000008\n#define SI_TX_DATA1_OFFSET\t\t\t0x0000000c\n#define SI_RX_DATA0_OFFSET\t\t\t0x00000010\n#define SI_RX_DATA1_OFFSET\t\t\t0x00000014\n\n#define CORE_CTRL_CPU_INTR_MASK\t\t\t0x00002000\n#define CORE_CTRL_PCIE_REG_31_MASK\t\t0x00000800\n#define CORE_CTRL_ADDRESS\t\t\t0x0000\n#define PCIE_INTR_ENABLE_ADDRESS\t\t0x0008\n#define PCIE_INTR_CAUSE_ADDRESS\t\t\t0x000c\n#define PCIE_INTR_CLR_ADDRESS\t\t\tar->regs->pcie_intr_clr_address\n#define SCRATCH_3_ADDRESS\t\t\tar->regs->scratch_3_address\n#define CPU_INTR_ADDRESS\t\t\t0x0010\n#define FW_RAM_CONFIG_ADDRESS\t\t\t0x0018\n\n#define CCNT_TO_MSEC(ar, x) ((x) / ar->hw_params.channel_counters_freq_hz)\n\n \n#define FW_INDICATOR_ADDRESS\t\t\tar->regs->fw_indicator_address\n#define FW_IND_EVENT_PENDING\t\t\t1\n#define FW_IND_INITIALIZED\t\t\t2\n#define FW_IND_HOST_READY\t\t\t0x80000000\n\n \n#define PCIE_INTR_FIRMWARE_MASK\t\t\tar->regs->pcie_intr_fw_mask\n#define PCIE_INTR_CE_MASK_ALL\t\t\tar->regs->pcie_intr_ce_mask_all\n\n#define DRAM_BASE_ADDRESS\t\t\t0x00400000\n\n#define PCIE_BAR_REG_ADDRESS\t\t\t0x40030\n\n#define MISSING 0\n\n#define SYSTEM_SLEEP_OFFSET\t\t\tSOC_SYSTEM_SLEEP_OFFSET\n#define WLAN_SYSTEM_SLEEP_OFFSET\t\tSOC_SYSTEM_SLEEP_OFFSET\n#define WLAN_RESET_CONTROL_OFFSET\t\tSOC_RESET_CONTROL_OFFSET\n#define CLOCK_CONTROL_OFFSET\t\t\tSOC_CLOCK_CONTROL_OFFSET\n#define CLOCK_CONTROL_SI0_CLK_MASK\t\tSOC_CLOCK_CONTROL_SI0_CLK_MASK\n#define RESET_CONTROL_MBOX_RST_MASK\t\tMISSING\n#define RESET_CONTROL_SI0_RST_MASK\t\tSOC_RESET_CONTROL_SI0_RST_MASK\n#define GPIO_BASE_ADDRESS\t\t\tWLAN_GPIO_BASE_ADDRESS\n#define GPIO_PIN0_OFFSET\t\t\tWLAN_GPIO_PIN0_ADDRESS\n#define GPIO_PIN1_OFFSET\t\t\tWLAN_GPIO_PIN1_ADDRESS\n#define GPIO_PIN0_CONFIG_LSB\t\t\tWLAN_GPIO_PIN0_CONFIG_LSB\n#define GPIO_PIN0_CONFIG_MASK\t\t\tWLAN_GPIO_PIN0_CONFIG_MASK\n#define GPIO_PIN0_PAD_PULL_LSB\t\t\tWLAN_GPIO_PIN0_PAD_PULL_LSB\n#define GPIO_PIN0_PAD_PULL_MASK\t\t\tWLAN_GPIO_PIN0_PAD_PULL_MASK\n#define GPIO_PIN1_CONFIG_MASK\t\t\tWLAN_GPIO_PIN1_CONFIG_MASK\n#define SI_BASE_ADDRESS\t\t\t\tWLAN_SI_BASE_ADDRESS\n#define SCRATCH_BASE_ADDRESS\t\t\tSOC_CORE_BASE_ADDRESS\n#define LOCAL_SCRATCH_OFFSET\t\t\t0x18\n#define CPU_CLOCK_OFFSET\t\t\tSOC_CPU_CLOCK_OFFSET\n#define LPO_CAL_OFFSET\t\t\t\tSOC_LPO_CAL_OFFSET\n#define GPIO_PIN10_OFFSET\t\t\tWLAN_GPIO_PIN10_ADDRESS\n#define GPIO_PIN11_OFFSET\t\t\tWLAN_GPIO_PIN11_ADDRESS\n#define GPIO_PIN12_OFFSET\t\t\tWLAN_GPIO_PIN12_ADDRESS\n#define GPIO_PIN13_OFFSET\t\t\tWLAN_GPIO_PIN13_ADDRESS\n#define CPU_CLOCK_STANDARD_LSB\t\t\tSOC_CPU_CLOCK_STANDARD_LSB\n#define CPU_CLOCK_STANDARD_MASK\t\t\tSOC_CPU_CLOCK_STANDARD_MASK\n#define LPO_CAL_ENABLE_LSB\t\t\tSOC_LPO_CAL_ENABLE_LSB\n#define LPO_CAL_ENABLE_MASK\t\t\tSOC_LPO_CAL_ENABLE_MASK\n#define ANALOG_INTF_BASE_ADDRESS\t\tWLAN_ANALOG_INTF_BASE_ADDRESS\n#define MBOX_BASE_ADDRESS\t\t\tMISSING\n#define INT_STATUS_ENABLE_ERROR_LSB\t\tMISSING\n#define INT_STATUS_ENABLE_ERROR_MASK\t\tMISSING\n#define INT_STATUS_ENABLE_CPU_LSB\t\tMISSING\n#define INT_STATUS_ENABLE_CPU_MASK\t\tMISSING\n#define INT_STATUS_ENABLE_COUNTER_LSB\t\tMISSING\n#define INT_STATUS_ENABLE_COUNTER_MASK\t\tMISSING\n#define INT_STATUS_ENABLE_MBOX_DATA_LSB\t\tMISSING\n#define INT_STATUS_ENABLE_MBOX_DATA_MASK\tMISSING\n#define ERROR_STATUS_ENABLE_RX_UNDERFLOW_LSB\tMISSING\n#define ERROR_STATUS_ENABLE_RX_UNDERFLOW_MASK\tMISSING\n#define ERROR_STATUS_ENABLE_TX_OVERFLOW_LSB\tMISSING\n#define ERROR_STATUS_ENABLE_TX_OVERFLOW_MASK\tMISSING\n#define COUNTER_INT_STATUS_ENABLE_BIT_LSB\tMISSING\n#define COUNTER_INT_STATUS_ENABLE_BIT_MASK\tMISSING\n#define INT_STATUS_ENABLE_ADDRESS\t\tMISSING\n#define CPU_INT_STATUS_ENABLE_BIT_LSB\t\tMISSING\n#define CPU_INT_STATUS_ENABLE_BIT_MASK\t\tMISSING\n#define HOST_INT_STATUS_ADDRESS\t\t\tMISSING\n#define CPU_INT_STATUS_ADDRESS\t\t\tMISSING\n#define ERROR_INT_STATUS_ADDRESS\t\tMISSING\n#define ERROR_INT_STATUS_WAKEUP_MASK\t\tMISSING\n#define ERROR_INT_STATUS_WAKEUP_LSB\t\tMISSING\n#define ERROR_INT_STATUS_RX_UNDERFLOW_MASK\tMISSING\n#define ERROR_INT_STATUS_RX_UNDERFLOW_LSB\tMISSING\n#define ERROR_INT_STATUS_TX_OVERFLOW_MASK\tMISSING\n#define ERROR_INT_STATUS_TX_OVERFLOW_LSB\tMISSING\n#define COUNT_DEC_ADDRESS\t\t\tMISSING\n#define HOST_INT_STATUS_CPU_MASK\t\tMISSING\n#define HOST_INT_STATUS_CPU_LSB\t\t\tMISSING\n#define HOST_INT_STATUS_ERROR_MASK\t\tMISSING\n#define HOST_INT_STATUS_ERROR_LSB\t\tMISSING\n#define HOST_INT_STATUS_COUNTER_MASK\t\tMISSING\n#define HOST_INT_STATUS_COUNTER_LSB\t\tMISSING\n#define RX_LOOKAHEAD_VALID_ADDRESS\t\tMISSING\n#define WINDOW_DATA_ADDRESS\t\t\tMISSING\n#define WINDOW_READ_ADDR_ADDRESS\t\tMISSING\n#define WINDOW_WRITE_ADDR_ADDRESS\t\tMISSING\n\n#define QCA9887_1_0_I2C_SDA_GPIO_PIN\t\t5\n#define QCA9887_1_0_I2C_SDA_PIN_CONFIG\t\t3\n#define QCA9887_1_0_SI_CLK_GPIO_PIN\t\t17\n#define QCA9887_1_0_SI_CLK_PIN_CONFIG\t\t3\n#define QCA9887_1_0_GPIO_ENABLE_W1TS_LOW_ADDRESS 0x00000010\n\n#define QCA9887_EEPROM_SELECT_READ\t\t0xa10000a0\n#define QCA9887_EEPROM_ADDR_HI_MASK\t\t0x0000ff00\n#define QCA9887_EEPROM_ADDR_HI_LSB\t\t8\n#define QCA9887_EEPROM_ADDR_LO_MASK\t\t0x00ff0000\n#define QCA9887_EEPROM_ADDR_LO_LSB\t\t16\n\n#define MBOX_RESET_CONTROL_ADDRESS\t\t0x00000000\n#define MBOX_HOST_INT_STATUS_ADDRESS\t\t0x00000800\n#define MBOX_HOST_INT_STATUS_ERROR_LSB\t\t7\n#define MBOX_HOST_INT_STATUS_ERROR_MASK\t\t0x00000080\n#define MBOX_HOST_INT_STATUS_CPU_LSB\t\t6\n#define MBOX_HOST_INT_STATUS_CPU_MASK\t\t0x00000040\n#define MBOX_HOST_INT_STATUS_COUNTER_LSB\t4\n#define MBOX_HOST_INT_STATUS_COUNTER_MASK\t0x00000010\n#define MBOX_CPU_INT_STATUS_ADDRESS\t\t0x00000801\n#define MBOX_ERROR_INT_STATUS_ADDRESS\t\t0x00000802\n#define MBOX_ERROR_INT_STATUS_WAKEUP_LSB\t2\n#define MBOX_ERROR_INT_STATUS_WAKEUP_MASK\t0x00000004\n#define MBOX_ERROR_INT_STATUS_RX_UNDERFLOW_LSB\t1\n#define MBOX_ERROR_INT_STATUS_RX_UNDERFLOW_MASK\t0x00000002\n#define MBOX_ERROR_INT_STATUS_TX_OVERFLOW_LSB\t0\n#define MBOX_ERROR_INT_STATUS_TX_OVERFLOW_MASK\t0x00000001\n#define MBOX_COUNTER_INT_STATUS_ADDRESS\t\t0x00000803\n#define MBOX_COUNTER_INT_STATUS_COUNTER_LSB\t0\n#define MBOX_COUNTER_INT_STATUS_COUNTER_MASK\t0x000000ff\n#define MBOX_RX_LOOKAHEAD_VALID_ADDRESS\t\t0x00000805\n#define MBOX_INT_STATUS_ENABLE_ADDRESS\t\t0x00000828\n#define MBOX_INT_STATUS_ENABLE_ERROR_LSB\t7\n#define MBOX_INT_STATUS_ENABLE_ERROR_MASK\t0x00000080\n#define MBOX_INT_STATUS_ENABLE_CPU_LSB\t\t6\n#define MBOX_INT_STATUS_ENABLE_CPU_MASK\t\t0x00000040\n#define MBOX_INT_STATUS_ENABLE_INT_LSB\t\t5\n#define MBOX_INT_STATUS_ENABLE_INT_MASK\t\t0x00000020\n#define MBOX_INT_STATUS_ENABLE_COUNTER_LSB\t4\n#define MBOX_INT_STATUS_ENABLE_COUNTER_MASK\t0x00000010\n#define MBOX_INT_STATUS_ENABLE_MBOX_DATA_LSB\t0\n#define MBOX_INT_STATUS_ENABLE_MBOX_DATA_MASK\t0x0000000f\n#define MBOX_CPU_INT_STATUS_ENABLE_ADDRESS\t0x00000819\n#define MBOX_CPU_INT_STATUS_ENABLE_BIT_LSB\t0\n#define MBOX_CPU_INT_STATUS_ENABLE_BIT_MASK\t0x000000ff\n#define MBOX_CPU_STATUS_ENABLE_ASSERT_MASK 0x00000001\n#define MBOX_ERROR_STATUS_ENABLE_ADDRESS\t0x0000081a\n#define MBOX_ERROR_STATUS_ENABLE_RX_UNDERFLOW_LSB  1\n#define MBOX_ERROR_STATUS_ENABLE_RX_UNDERFLOW_MASK 0x00000002\n#define MBOX_ERROR_STATUS_ENABLE_TX_OVERFLOW_LSB   0\n#define MBOX_ERROR_STATUS_ENABLE_TX_OVERFLOW_MASK  0x00000001\n#define MBOX_COUNTER_INT_STATUS_ENABLE_ADDRESS\t0x0000081b\n#define MBOX_COUNTER_INT_STATUS_ENABLE_BIT_LSB\t0\n#define MBOX_COUNTER_INT_STATUS_ENABLE_BIT_MASK\t0x000000ff\n#define MBOX_COUNT_ADDRESS\t\t\t0x00000820\n#define MBOX_COUNT_DEC_ADDRESS\t\t\t0x00000840\n#define MBOX_WINDOW_DATA_ADDRESS\t\t0x00000874\n#define MBOX_WINDOW_WRITE_ADDR_ADDRESS\t\t0x00000878\n#define MBOX_WINDOW_READ_ADDR_ADDRESS\t\t0x0000087c\n#define MBOX_CPU_DBG_SEL_ADDRESS\t\t0x00000883\n#define MBOX_CPU_DBG_ADDRESS\t\t\t0x00000884\n#define MBOX_RTC_BASE_ADDRESS\t\t\t0x00000000\n#define MBOX_GPIO_BASE_ADDRESS\t\t\t0x00005000\n#define MBOX_MBOX_BASE_ADDRESS\t\t\t0x00008000\n\n#define RTC_STATE_V_GET(x) (((x) & RTC_STATE_V_MASK) >> RTC_STATE_V_LSB)\n\n \n#define WAVE1_PCU_ACK_CTS_TIMEOUT\t\t0x8014\n#define WAVE1_PCU_ACK_CTS_TIMEOUT_MAX\t\t0x00003FFF\n#define WAVE1_PCU_ACK_CTS_TIMEOUT_ACK_MASK\t0x00003FFF\n#define WAVE1_PCU_ACK_CTS_TIMEOUT_ACK_LSB\t0\n#define WAVE1_PCU_ACK_CTS_TIMEOUT_CTS_MASK\t0x3FFF0000\n#define WAVE1_PCU_ACK_CTS_TIMEOUT_CTS_LSB\t16\n\n#define WAVE1_PCU_GBL_IFS_SLOT\t\t\t0x1070\n#define WAVE1_PCU_GBL_IFS_SLOT_MASK\t\t0x0000FFFF\n#define WAVE1_PCU_GBL_IFS_SLOT_MAX\t\t0x0000FFFF\n#define WAVE1_PCU_GBL_IFS_SLOT_LSB\t\t0\n#define WAVE1_PCU_GBL_IFS_SLOT_RESV0\t\t0xFFFF0000\n\n#define WAVE1_PHYCLK\t\t\t\t0x801C\n#define WAVE1_PHYCLK_USEC_MASK\t\t\t0x0000007F\n#define WAVE1_PHYCLK_USEC_LSB\t\t\t0\n\n \n#define SOC_CORE_CLK_CTRL_OFFSET\t\t0x00000114\n#define SOC_CORE_CLK_CTRL_DIV_LSB\t\t0\n#define SOC_CORE_CLK_CTRL_DIV_MASK\t\t0x00000007\n\n#define EFUSE_OFFSET\t\t\t\t0x0000032c\n#define EFUSE_XTAL_SEL_LSB\t\t\t8\n#define EFUSE_XTAL_SEL_MASK\t\t\t0x00000700\n\n#define BB_PLL_CONFIG_OFFSET\t\t\t0x000002f4\n#define BB_PLL_CONFIG_FRAC_LSB\t\t\t0\n#define BB_PLL_CONFIG_FRAC_MASK\t\t\t0x0003ffff\n#define BB_PLL_CONFIG_OUTDIV_LSB\t\t18\n#define BB_PLL_CONFIG_OUTDIV_MASK\t\t0x001c0000\n\n#define WLAN_PLL_SETTLE_OFFSET\t\t\t0x0018\n#define WLAN_PLL_SETTLE_TIME_LSB\t\t0\n#define WLAN_PLL_SETTLE_TIME_MASK\t\t0x000007ff\n\n#define WLAN_PLL_CONTROL_OFFSET\t\t\t0x0014\n#define WLAN_PLL_CONTROL_DIV_LSB\t\t0\n#define WLAN_PLL_CONTROL_DIV_MASK\t\t0x000003ff\n#define WLAN_PLL_CONTROL_REFDIV_LSB\t\t10\n#define WLAN_PLL_CONTROL_REFDIV_MASK\t\t0x00003c00\n#define WLAN_PLL_CONTROL_BYPASS_LSB\t\t16\n#define WLAN_PLL_CONTROL_BYPASS_MASK\t\t0x00010000\n#define WLAN_PLL_CONTROL_NOPWD_LSB\t\t18\n#define WLAN_PLL_CONTROL_NOPWD_MASK\t\t0x00040000\n\n#define RTC_SYNC_STATUS_OFFSET\t\t\t0x0244\n#define RTC_SYNC_STATUS_PLL_CHANGING_LSB\t5\n#define RTC_SYNC_STATUS_PLL_CHANGING_MASK\t0x00000020\n \n\n \n#define CPU_ADDR_MSB_REGION_MASK\tGENMASK(23, 20)\n#define CPU_ADDR_MSB_REGION_VAL(X)\tFIELD_GET(CPU_ADDR_MSB_REGION_MASK, X)\n#define REGION_ACCESS_SIZE_LIMIT\t0x100000\n#define REGION_ACCESS_SIZE_MASK\t\t(REGION_ACCESS_SIZE_LIMIT - 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}