WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2530030 heartbeat IPC: 3.953 cumulative IPC: 3.953 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5030130 heartbeat IPC: 4 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6280313 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6280313 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10585865 heartbeat IPC: 1.8 cumulative IPC: 1.161 (Simulation time: 00 hr 01 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 19303570 heartbeat IPC: 1.147 cumulative IPC: 1.152 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 29425612 heartbeat IPC: 0.9879 cumulative IPC: 1.08 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 38713971 heartbeat IPC: 1.077 cumulative IPC: 1.079 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 47414926 heartbeat IPC: 1.149 cumulative IPC: 1.094 (Simulation time: 00 hr 03 min 42 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000000 cycles: 57856871 heartbeat IPC: 0.9577 cumulative IPC: 1.066 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 66821880 heartbeat IPC: 1.115 cumulative IPC: 1.074 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 75670917 heartbeat IPC: 1.13 cumulative IPC: 1.081 (Simulation time: 00 hr 05 min 43 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 84286895 heartbeat IPC: 1.161 cumulative IPC: 1.09 (Simulation time: 00 hr 06 min 20 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 94696763 heartbeat IPC: 0.9606 cumulative IPC: 1.074 (Simulation time: 00 hr 07 min 05 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 93163493 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 25 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 93163493 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_562.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.073 instructions: 100000003 cycles: 93163493
CPU 0 Branch Prediction Accuracy: 82.7% MPKI: 26.69 Average ROB Occupancy at Mispredict: 16.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0177
BRANCH_INDIRECT: 0.649
BRANCH_CONDITIONAL: 25.9
BRANCH_DIRECT_CALL: 0.0487
BRANCH_INDIRECT_CALL: 0.0172
BRANCH_RETURN: 0.0276

L1D TOTAL        ACCESS:   21686439 HIT:   20125188 MISS:    1561251
L1D LOAD         ACCESS:   13822587 HIT:   12947666 MISS:     874921
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7854762 HIT:    7173758 MISS:     681004
L1D TRANSLATION  ACCESS:       9090 HIT:       3764 MISS:       5326
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 52.23 cycles
L1I TOTAL        ACCESS:     153718 HIT:     104370 MISS:      49348
L1I LOAD         ACCESS:     153718 HIT:     104370 MISS:      49348
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 82.48 cycles
L2C TOTAL        ACCESS:     825745 HIT:     354006 MISS:     471739
L2C LOAD         ACCESS:     417850 HIT:     136220 MISS:     281630
L2C RFO          ACCESS:     179442 HIT:       6579 MISS:     172863
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     223138 HIT:     208805 MISS:      14333
L2C TRANSLATION  ACCESS:       5315 HIT:       2402 MISS:       2913
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 184.5 cycles
LLC TOTAL        ACCESS:     638412 HIT:     194638 MISS:     443774
LLC LOAD         ACCESS:     281630 HIT:      31104 MISS:     250526
LLC RFO          ACCESS:     172863 HIT:      67292 MISS:     105571
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     181006 HIT:      95813 MISS:      85193
LLC TRANSLATION  ACCESS:       2913 HIT:        429 MISS:       2484
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 174.7 cycles
cpu0_DTLB TOTAL        ACCESS:   19150983 HIT:   19109002 MISS:      41981
cpu0_DTLB LOAD         ACCESS:   19150983 HIT:   19109002 MISS:      41981
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.63 cycles
cpu0_ITLB TOTAL        ACCESS:     138106 HIT:     128001 MISS:      10105
cpu0_ITLB LOAD         ACCESS:     138106 HIT:     128001 MISS:      10105
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 22.59 cycles
cpu0_STLB TOTAL        ACCESS:      21097 HIT:      12441 MISS:       8656
cpu0_STLB LOAD         ACCESS:      21097 HIT:      12441 MISS:       8656
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 98.85 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     219421
  ROW_BUFFER_MISS:     139147
 AVG DBUS CONGESTED CYCLE: 3.941
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      13469
  FULL:      96601
