[90] %Error: Assertion failed in TOP.toplevel.main: Multiple assignment to port `r.in'.
%Error: Verilog $stop
