description: '8-bit parallel-in/serial-out shift register'
family: '7400'
datasheet: 'http://www.standardics.nxp.com/products/hc/datasheet/74hc166.74hct166.pdf'
pins:
  'D&#95;&#95;s':
    desc: 'serial data input'
  'D&#95;&#95;0':
    desc: 'parallel data input'
  'D&#95;&#95;1':
    desc: 'parallel data input'
  'D&#95;&#95;2':
    desc: 'parallel data input'
  'D&#95;&#95;3':
    desc: 'parallel data input'
  '&#126;CE':
    desc: 'clock enable input (active low)'
  CP:
    desc: 'clock input (low-to-high, edge-triggered)'
  GND:
    desc: ground
  '&#126;MR':
    desc: 'asynchronous master reset (active low)'
  'D&#95;&#95;4':
    desc: 'parallel data input'
  'D&#95;&#95;5':
    desc: 'parallel data input'
  'D&#95;&#95;6':
    desc: 'parallel data input'
  'Q&#95;&#95;7':
    desc: 'serial output from the last stage'
  'D&#95;&#95;7':
    desc: 'parallel data input'
  '&#126;PE':
    desc: 'parallel enable input (active low)'
  Vcc:
    desc: 'supply voltage'
specs:
  -
    param: 'Propagation delay, CP to Q&#95;&#95;7'
    val:
      - '15 (74HC)'
      - '20 (74HCT)'
    unit: ns
  -
    param: 'Propagation delay, &#126;MR to Q&#95;&#95;7'
    val:
      - '14 (74HC)'
      - '19 (74HCT)'
    unit: ns
  -
    param: 'Maximum clock frequency'
    val:
      - '63 (74HC)'
      - '50 (74HCT)'
    unit: MHz
notes:
  - 'The low-to-high transition of &#126;CE should only take place while CP is high for predictable operation.'
  - 'A low on &#126;MR overrides all other inputs and clears the register asynchronously, forcing all bit positions to a low stage.'
packages:
  DIP:
    - 'D&#95;&#95;s'
    - 'D&#95;&#95;0'
    - 'D&#95;&#95;1'
    - 'D&#95;&#95;2'
    - 'D&#95;&#95;3'
    - '&#126;CE'
    - CP
    - GND
    - '&#126;MR'
    - 'D&#95;&#95;4'
    - 'D&#95;&#95;5'
    - 'D&#95;&#95;6'
    - 'Q&#95;&#95;7'
    - 'D&#95;&#95;7'
    - '&#126;PE'
    - Vcc
