#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 26 19:54:20 2021
# Process ID: 101259
# Current directory: /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1
# Command line: vivado -log decoder_bin_hex_7seg.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source decoder_bin_hex_7seg.tcl -notrace
# Log file: /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg.vdi
# Journal file: /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source decoder_bin_hex_7seg.tcl -notrace
Command: link_design -top decoder_bin_hex_7seg -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.676 ; gain = 0.000 ; free physical = 17903 ; free virtual = 38769
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.srcs/constrs_1/new/decoder_bin_hex_7seg_CF.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.656 ; gain = 0.000 ; free physical = 17802 ; free virtual = 38668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2718.688 ; gain = 64.031 ; free physical = 17781 ; free virtual = 38647

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23f32e6e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2915.641 ; gain = 196.953 ; free physical = 17363 ; free virtual = 38229

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
Ending Logic Optimization Task | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
Ending Netlist Obfuscation Task | Checksum: 23f32e6e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.578 ; gain = 0.000 ; free physical = 17218 ; free virtual = 38084
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3086.578 ; gain = 431.922 ; free physical = 17218 ; free virtual = 38084
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.598 ; gain = 0.000 ; free physical = 17216 ; free virtual = 38083
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file decoder_bin_hex_7seg_drc_opted.rpt -pb decoder_bin_hex_7seg_drc_opted.pb -rpx decoder_bin_hex_7seg_drc_opted.rpx
Command: report_drc -file decoder_bin_hex_7seg_drc_opted.rpt -pb decoder_bin_hex_7seg_drc_opted.pb -rpx decoder_bin_hex_7seg_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vmrod/tools/Xilinx_2/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17153 ; free virtual = 38019
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16c292c62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17153 ; free virtual = 38019
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17153 ; free virtual = 38019

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d8155ea

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17173 ; free virtual = 38039

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f68dde87

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17173 ; free virtual = 38039

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f68dde87

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17173 ; free virtual = 38039
Phase 1 Placer Initialization | Checksum: 1f68dde87

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17172 ; free virtual = 38038

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f68dde87

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17172 ; free virtual = 38038

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f68dde87

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17172 ; free virtual = 38038

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 279e2ab71

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17154 ; free virtual = 38020
Phase 2 Global Placement | Checksum: 279e2ab71

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17154 ; free virtual = 38020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 279e2ab71

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17154 ; free virtual = 38020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba54a9a8

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17153 ; free virtual = 38020

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27a58c6ed

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17153 ; free virtual = 38020

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27a58c6ed

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17153 ; free virtual = 38020

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17150 ; free virtual = 38017

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17150 ; free virtual = 38017

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17150 ; free virtual = 38017
Phase 3 Detail Placement | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17150 ; free virtual = 38017

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17150 ; free virtual = 38017

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018
Phase 4.3 Placer Reporting | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2322b135e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018
Ending Placer Task | Checksum: 1d924207f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17151 ; free virtual = 38018
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17165 ; free virtual = 38032
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file decoder_bin_hex_7seg_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17162 ; free virtual = 38029
INFO: [runtcl-4] Executing : report_utilization -file decoder_bin_hex_7seg_utilization_placed.rpt -pb decoder_bin_hex_7seg_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file decoder_bin_hex_7seg_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17168 ; free virtual = 38034
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17144 ; free virtual = 38012
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e0e8b658 ConstDB: 0 ShapeSum: f83b6a27 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 123c898bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17057 ; free virtual = 37923
Post Restoration Checksum: NetGraph: 2aff7cc9 NumContArr: f8c91bf2 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 123c898bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17024 ; free virtual = 37891

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 123c898bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17024 ; free virtual = 37891
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: edaeeafb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17020 ; free virtual = 37887

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: edaeeafb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17021 ; free virtual = 37887
Phase 3 Initial Routing | Checksum: cd0fd0a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17019 ; free virtual = 37886

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17019 ; free virtual = 37885
Phase 4 Rip-up And Reroute | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17019 ; free virtual = 37885

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17019 ; free virtual = 37885

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17019 ; free virtual = 37885
Phase 6 Post Hold Fix | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17019 ; free virtual = 37885

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0224029 %
  Global Horizontal Routing Utilization  = 0.00325351 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17018 ; free virtual = 37885

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10d78a776

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3307.594 ; gain = 0.000 ; free physical = 17015 ; free virtual = 37882

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15b7c2c81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.516 ; gain = 8.922 ; free physical = 17015 ; free virtual = 37882
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.516 ; gain = 8.922 ; free physical = 17048 ; free virtual = 37915

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3316.516 ; gain = 8.922 ; free physical = 17048 ; free virtual = 37915
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.516 ; gain = 0.000 ; free physical = 17046 ; free virtual = 37914
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file decoder_bin_hex_7seg_drc_routed.rpt -pb decoder_bin_hex_7seg_drc_routed.pb -rpx decoder_bin_hex_7seg_drc_routed.rpx
Command: report_drc -file decoder_bin_hex_7seg_drc_routed.rpt -pb decoder_bin_hex_7seg_drc_routed.pb -rpx decoder_bin_hex_7seg_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file decoder_bin_hex_7seg_methodology_drc_routed.rpt -pb decoder_bin_hex_7seg_methodology_drc_routed.pb -rpx decoder_bin_hex_7seg_methodology_drc_routed.rpx
Command: report_methodology -file decoder_bin_hex_7seg_methodology_drc_routed.rpt -pb decoder_bin_hex_7seg_methodology_drc_routed.pb -rpx decoder_bin_hex_7seg_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vmrod/devel/vivado/decoder_bin_hex_7seg/decoder_bin_hex_7seg.runs/impl_1/decoder_bin_hex_7seg_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file decoder_bin_hex_7seg_power_routed.rpt -pb decoder_bin_hex_7seg_power_summary_routed.pb -rpx decoder_bin_hex_7seg_power_routed.rpx
Command: report_power -file decoder_bin_hex_7seg_power_routed.rpt -pb decoder_bin_hex_7seg_power_summary_routed.pb -rpx decoder_bin_hex_7seg_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file decoder_bin_hex_7seg_route_status.rpt -pb decoder_bin_hex_7seg_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file decoder_bin_hex_7seg_timing_summary_routed.rpt -pb decoder_bin_hex_7seg_timing_summary_routed.pb -rpx decoder_bin_hex_7seg_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file decoder_bin_hex_7seg_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file decoder_bin_hex_7seg_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file decoder_bin_hex_7seg_bus_skew_routed.rpt -pb decoder_bin_hex_7seg_bus_skew_routed.pb -rpx decoder_bin_hex_7seg_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 19:54:53 2021...
