INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1 opened at Mon Apr 12 19:20:39 EDT 2021
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.35 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       add_library done; 0.3 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.69 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.854 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.2 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.05 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.19 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.11 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 3.07 sec.
Command         clang_tidy done; 3.3 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: GIN_compute.cpp:110:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: GIN_compute.cpp:110:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 GIN_compute.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file GIN_compute.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.31 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.95 seconds. CPU system time: 1.63 seconds. Elapsed time: 21.79 seconds; current allocated memory: 208.008 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.65 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.99 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void load_mlp_weight_vector<300, 600>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int)' (GIN_compute.cpp:77:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'void MLP_PE<300>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:88:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void MLP_PE<300>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:90:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'void MLP_batch_nodes<300, 600>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' (GIN_compute.cpp:106:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void load_mlp_weight_vector<600, 300>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int)' (GIN_compute.cpp:77:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'void MLP_PE<600>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:88:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void MLP_PE<600>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:90:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'void MLP_batch_nodes<600, 300>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' (GIN_compute.cpp:106:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_1' (GIN_compute.cpp:110:23) in function 'MLP_batch_nodes<300, 600>' completely with a factor of 16 (GIN_compute.cpp:110:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_1' (GIN_compute.cpp:110:23) in function 'MLP_batch_nodes<600, 300>' completely with a factor of 16 (GIN_compute.cpp:110:23)
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:368:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:406:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:439:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_401_1'(GIN_compute.cpp:401:23) has been inferred on port 'mem' (GIN_compute.cpp:401:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_407_3'(GIN_compute.cpp:407:21) has been inferred on port 'mem' (GIN_compute.cpp:407:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_412_4'(GIN_compute.cpp:412:23) has been inferred on port 'mem' (GIN_compute.cpp:412:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_418_6'(GIN_compute.cpp:418:23) has been inferred on port 'mem' (GIN_compute.cpp:418:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on port 'mem' (GIN_compute.cpp:473:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_379_1'(GIN_compute.cpp:379:20) has been inferred on port 'mem' (GIN_compute.cpp:379:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_383_2'(GIN_compute.cpp:383:23) has been inferred on port 'mem' (GIN_compute.cpp:383:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_387_3'(GIN_compute.cpp:387:23) has been inferred on port 'mem' (GIN_compute.cpp:387:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'void MLP_PE<300>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int) (.1)' (GIN_compute.cpp:85:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'void MLP_PE<300>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int) (.2)' (GIN_compute.cpp:85:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'void MLP_PE<600>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int) (.1)' (GIN_compute.cpp:85:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'void MLP_PE<600>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int) (.2)' (GIN_compute.cpp:85:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:368:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.37 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.65 seconds; current allocated memory: 210.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.655 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.45 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 223.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.93 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 242.645 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (GIN_compute.cpp:207) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_3' (GIN_compute.cpp:224) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_2' (GIN_compute.cpp:293) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_299_4' (GIN_compute.cpp:299) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_4' (GIN_compute.cpp:142) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_1' (GIN_compute.cpp:247) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_263_3' (GIN_compute.cpp:263) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_2' (GIN_compute.cpp:369) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (GIN_compute.cpp:347) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_1' (GIN_compute.cpp:379) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (GIN_compute.cpp:383) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_3' (GIN_compute.cpp:387) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_1' (GIN_compute.cpp:401) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_407_3' (GIN_compute.cpp:407) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_413_5' (GIN_compute.cpp:413) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_419_7' (GIN_compute.cpp:419) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) .
INFO: [XFORM 203-101] Partitioning array 'mlp_buf_1' (GIN_compute.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_buf_2' (GIN_compute.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_buf_3' (GIN_compute.cpp:130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[0].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[1].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[2].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[3].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[4].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[5].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[6].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[7].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[8].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[9].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[10].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[11].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[12].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[13].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[14].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[15].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[0].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[1].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[2].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[3].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[4].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[5].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[6].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[7].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[8].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[9].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[10].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[11].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[12].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[13].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[14].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[15].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-979] Argument 'mlp_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>54' (GIN_compute.cpp:85:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>54' (GIN_compute.cpp:85:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_2' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_216' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>54' (GIN_compute.cpp:85:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_216' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>54' (GIN_compute.cpp:85:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_216' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_230' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>54' (GIN_compute.cpp:85:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_230' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>54' (GIN_compute.cpp:85:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_230' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_217' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_217' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_217' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_218' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_218' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.155' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.156' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_218' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_219' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_219' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_219' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_220' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_220' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_220' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_221' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_221' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_221' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_222' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_222' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.157' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.158' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.159' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.160' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_222' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_223' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_223' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_223' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_224' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_224' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_224' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_225' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_225' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_225' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_226' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_226' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_226' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_227' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_227' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_227' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_228' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_228' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_228' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_229' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_229' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.161' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.162' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.163' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.164' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.165' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.166' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.167' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.168' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_229' has write operations in process function 'MLP_PE<300>.169' (GIN_compute.cpp:85:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>70' (GIN_compute.cpp:0:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>70' (GIN_compute.cpp:0:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_3' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_316' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>70' (GIN_compute.cpp:0:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_316' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>70' (GIN_compute.cpp:0:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_316' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_330' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>70' (GIN_compute.cpp:0:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_330' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>70' (GIN_compute.cpp:0:54) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_330' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_317' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_317' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_317' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_318' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_318' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.171' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.172' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_318' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_319' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_319' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_319' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-979] Argument 'mlp_buf_320' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.174' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.175' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.176' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.177' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.178' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.179' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.180' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.181' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.182' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.183' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.184' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.185' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
ERROR: [HLS 200-779] Non-shared array 'mlp_buf_320' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'mlp_buf_320' has write operations in process function 'MLP_PE<600>.173' (GIN_compute.cpp:0:9) (around GIN_compute.cpp:113).
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1 opened at Mon Apr 12 19:24:24 EDT 2021
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.4 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         add_library done; 0.26 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.7 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.94 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       add_library done; 0.2 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 206.935 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.37 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.43 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2.51 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.19 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.51 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.93 sec.
Command         clang_tidy done; 3.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command         ap_eval done; error code: 1; 0.47 sec.
Command       elaborate done; error code: 1; 21.22 sec.
Command     csynth_design done; error code: 1; 21.23 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.35 seconds. CPU system time: 1.49 seconds. Elapsed time: 21.24 seconds; current allocated memory: 208.508 MB.
Command   ap_source done; error code: 1; 25.46 sec.
Command vitis_hls_bin done; error code: 1; 25.47 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1 opened at Mon Apr 12 19:25:52 EDT 2021
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.24 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute           config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_chip_info -speed medium 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           config_library_info -library virtexuplus_medium 
Execute           config_library_info -family virtexuplus 
Execute           config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute           import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.55 sec.
Execute       ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.78 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu280:-fsvh2892:-2L-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 206.935 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.cpp.err.log 
Command         ap_eval done; 0.32 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.35 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command           ap_eval done; 2.12 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.82 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command         ap_eval done; 2 sec.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling GIN_compute.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang GIN_compute.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.cpp.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top GIN_compute_one_graph -name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
INFO-FLOW: Setting directive 'TOP' name=GIN_compute_one_graph 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.06 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang-tidy.GIN_compute.pp.0.cpp.err.log 
Command           ap_eval done; 2.89 sec.
Command         clang_tidy done; 3.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.05 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: GIN_compute.cpp:110:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: GIN_compute.cpp:110:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 GIN_compute.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file GIN_compute.cpp
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.GIN_compute.pp.0.cpp.err.log 
Command         ap_eval done; 1.18 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.78 seconds. CPU system time: 1.44 seconds. Elapsed time: 21.48 seconds; current allocated memory: 208.479 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.g.bc" "/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/main.g.bc /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute.g.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.18 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -reflow-float-conversion -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.23 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.24 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.2 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph 
Execute           ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GIN_compute_one_graph -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.97 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void load_mlp_weight_vector<300, 600>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int)' (GIN_compute.cpp:77:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'void MLP_PE<300, 600>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:88:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void MLP_PE<300, 600>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:90:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'void MLP_batch_nodes<300, 600>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' (GIN_compute.cpp:106:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void load_mlp_weight_vector<600, 300>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int)' (GIN_compute.cpp:77:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'void MLP_PE<600, 300>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:88:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void MLP_PE<600, 300>(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' (GIN_compute.cpp:90:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'void MLP_batch_nodes<600, 300>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' (GIN_compute.cpp:106:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_1' (GIN_compute.cpp:110:23) in function 'MLP_batch_nodes<300, 600>' completely with a factor of 16 (GIN_compute.cpp:110:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_1' (GIN_compute.cpp:110:23) in function 'MLP_batch_nodes<600, 300>' completely with a factor of 16 (GIN_compute.cpp:110:23)
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:364:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cpp:402:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:435:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_397_1'(GIN_compute.cpp:397:23) has been inferred on port 'mem' (GIN_compute.cpp:397:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_403_3'(GIN_compute.cpp:403:21) has been inferred on port 'mem' (GIN_compute.cpp:403:21)
INFO: [HLS 214-115] Multiple burst reads of length 51900 and bit width 32 in loop 'VITIS_LOOP_408_4'(GIN_compute.cpp:408:23) has been inferred on port 'mem' (GIN_compute.cpp:408:23)
INFO: [HLS 214-115] Multiple burst reads of length 19500 and bit width 32 in loop 'VITIS_LOOP_414_6'(GIN_compute.cpp:414:23) has been inferred on port 'mem' (GIN_compute.cpp:414:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on port 'mem' (GIN_compute.cpp:469:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_375_1'(GIN_compute.cpp:375:20) has been inferred on port 'mem' (GIN_compute.cpp:375:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_379_2'(GIN_compute.cpp:379:23) has been inferred on port 'mem' (GIN_compute.cpp:379:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_383_3'(GIN_compute.cpp:383:23) has been inferred on port 'mem' (GIN_compute.cpp:383:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:364:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.2 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.27 seconds; current allocated memory: 211.002 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.005 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GIN_compute_one_graph -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 223.608 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.92 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 240.846 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (GIN_compute.cpp:203) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_3' (GIN_compute.cpp:220) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_289_2' (GIN_compute.cpp:289) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_4' (GIN_compute.cpp:295) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cpp:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_4' (GIN_compute.cpp:138) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_1' (GIN_compute.cpp:243) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_259_3' (GIN_compute.cpp:259) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_365_2' (GIN_compute.cpp:365) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_344_2' (GIN_compute.cpp:343) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_375_1' (GIN_compute.cpp:375) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_2' (GIN_compute.cpp:379) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_3' (GIN_compute.cpp:383) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_397_1' (GIN_compute.cpp:397) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_403_3' (GIN_compute.cpp:403) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_5' (GIN_compute.cpp:409) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_415_7' (GIN_compute.cpp:415) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) .
INFO: [XFORM 203-101] Partitioning array 'mlp_buf_1.V' (GIN_compute.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_buf_2.V' (GIN_compute.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_buf_3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_weight_fifo.V.V' (GIN_compute.cpp:106) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[0].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[1].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[2].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[3].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[4].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[5].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[6].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[7].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[8].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[9].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[10].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[11].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[12].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[13].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[14].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[15].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[0].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[1].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[2].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[3].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[4].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[5].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[6].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[7].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[8].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[9].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[10].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[11].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[12].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[13].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[14].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mlp_weight_fifo[15].V.V' (GIN_compute.cpp:106) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'MLP_batch_nodes<300, 600>' (GIN_compute.cpp:106:1), detected/extracted 19 process function(s): 
	 'MLP_batch_nodes<300, 600>.entry142'
	 'load_mlp_weight_vector<300, 600>'
	 'MLP_batch_nodes<300, 600>_Block_.split13_proc'
	 'MLP_PE<300, 600>42'
	 'MLP_PE<300, 600>43'
	 'MLP_PE<300, 600>44'
	 'MLP_PE<300, 600>45'
	 'MLP_PE<300, 600>46'
	 'MLP_PE<300, 600>47'
	 'MLP_PE<300, 600>48'
	 'MLP_PE<300, 600>49'
	 'MLP_PE<300, 600>50'
	 'MLP_PE<300, 600>51'
	 'MLP_PE<300, 600>52'
	 'MLP_PE<300, 600>53'
	 'MLP_PE<300, 600>54'
	 'MLP_PE<300, 600>55'
	 'MLP_PE<300, 600>56'
	 'MLP_PE<300, 600>57'.
INFO: [XFORM 203-712] Applying dataflow to function 'MLP_batch_nodes<600, 300>' (GIN_compute.cpp:106:1), detected/extracted 19 process function(s): 
	 'MLP_batch_nodes<600, 300>.entry162'
	 'load_mlp_weight_vector<600, 300>'
	 'MLP_batch_nodes<600, 300>_Block_.split13_proc'
	 'MLP_PE<600, 300>58'
	 'MLP_PE<600, 300>59'
	 'MLP_PE<600, 300>60'
	 'MLP_PE<600, 300>61'
	 'MLP_PE<600, 300>62'
	 'MLP_PE<600, 300>63'
	 'MLP_PE<600, 300>64'
	 'MLP_PE<600, 300>65'
	 'MLP_PE<600, 300>66'
	 'MLP_PE<600, 300>67'
	 'MLP_PE<600, 300>68'
	 'MLP_PE<600, 300>69'
	 'MLP_PE<600, 300>70'
	 'MLP_PE<600, 300>71'
	 'MLP_PE<600, 300>72'
	 'MLP_PE<600, 300>73'.
Command           transform done; 4.59 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 2.87 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.48 seconds; current allocated memory: 284.991 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cpp:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_1' (GIN_compute.cpp:287:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_3' (GIN_compute.cpp:293:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_342_1' (GIN_compute.cpp:342:31) in function 'global_mean_pooling' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_257_2' (GIN_compute.cpp:257:35) in function 'compute_node_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_1' (GIN_compute.cpp:256:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_218_2' (GIN_compute.cpp:218:35) in function 'compute_edge_embedding' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_217_1' (GIN_compute.cpp:217:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_3' (GIN_compute.cpp:137:39) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_134_2' (GIN_compute.cpp:134:35) in function 'MLP' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_132_1' (GIN_compute.cpp:132:31) in function 'MLP' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_408_4' (GIN_compute.cpp:408:31) in function 'GIN_compute_one_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_414_6' (GIN_compute.cpp:414:31) in function 'GIN_compute_one_graph'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 300 on port 'mem' (GIN_compute.cpp:290:44). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 600 on port 'mem' (GIN_compute.cpp:296:44). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V' (GIN_compute.cpp:288:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V' (GIN_compute.cpp:290:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V' (GIN_compute.cpp:294:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V' (GIN_compute.cpp:296:44)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:376:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cpp:380:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:384:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:347:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local30' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local29' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local28' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local27' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local26' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local25' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local24' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local23' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local22' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local21' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local20' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local19' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local18' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local17' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local16' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out_local' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:171:42)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_buf_1.V[0]' (GIN_compute.cpp:139:40)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:398:20)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_bias.V' (GIN_compute.cpp:402:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:404:34)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V' (GIN_compute.cpp:410:33)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V' (GIN_compute.cpp:416:33)
WARNING: [HLS 200-1449] Process load_mlp_weight_vector<300, 600> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MLP_batch_nodes<300, 600>_Block_.split13_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>42 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>42 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>43 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>43 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>44 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>44 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>45 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>45 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>46 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>46 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>47 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>47 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>48 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>48 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>49 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>49 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>50 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>50 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>51 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>51 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>52 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>52 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>53 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>53 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>54 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>54 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>55 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>55 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>56 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<300, 600>56 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<300, 600>57 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process load_mlp_weight_vector<600, 300> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MLP_batch_nodes<600, 300>_Block_.split13_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>58 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>58 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>59 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>59 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>60 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>60 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>61 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>61 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>62 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>62 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>63 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>63 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>64 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>64 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>65 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>65 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>66 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>66 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>67 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>67 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>68 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>68 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>69 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>69 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>70 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>70 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>71 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>71 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>72 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process MLP_PE<600, 300>72 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process MLP_PE<600, 300>73 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 7.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.7 seconds. CPU system time: 0.25 seconds. Elapsed time: 7.23 seconds; current allocated memory: 770.977 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 16.28 sec.
Command       elaborate done; 45.04 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
Execute         ap_set_top_model GIN_compute_one_graph 
WARNING: [SYN 201-103] Legalizing function name 'MLP_batch_nodes<300, 600>.entry142' to 'MLP_batch_nodes_300_600_entry142'.
WARNING: [SYN 201-103] Legalizing function name 'load_mlp_weight_vector<300, 600>' to 'load_mlp_weight_vector_300_600_s'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_batch_nodes<300, 600>_Block_.split13_proc' to 'MLP_batch_nodes_300_600_Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>42' to 'MLP_PE_300_600_42'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>43' to 'MLP_PE_300_600_43'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>44' to 'MLP_PE_300_600_44'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>45' to 'MLP_PE_300_600_45'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>46' to 'MLP_PE_300_600_46'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>47' to 'MLP_PE_300_600_47'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>48' to 'MLP_PE_300_600_48'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>49' to 'MLP_PE_300_600_49'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>50' to 'MLP_PE_300_600_50'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>51' to 'MLP_PE_300_600_51'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>52' to 'MLP_PE_300_600_52'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>53' to 'MLP_PE_300_600_53'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>54' to 'MLP_PE_300_600_54'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>55' to 'MLP_PE_300_600_55'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>56' to 'MLP_PE_300_600_56'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<300, 600>57' to 'MLP_PE_300_600_57'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_batch_nodes<300, 600>' to 'MLP_batch_nodes_300_600_s'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_batch_nodes<600, 300>.entry162' to 'MLP_batch_nodes_600_300_entry162'.
WARNING: [SYN 201-103] Legalizing function name 'load_mlp_weight_vector<600, 300>' to 'load_mlp_weight_vector_600_300_s'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_batch_nodes<600, 300>_Block_.split13_proc' to 'MLP_batch_nodes_600_300_Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>58' to 'MLP_PE_600_300_58'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>59' to 'MLP_PE_600_300_59'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>60' to 'MLP_PE_600_300_60'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>61' to 'MLP_PE_600_300_61'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>62' to 'MLP_PE_600_300_62'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>63' to 'MLP_PE_600_300_63'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>64' to 'MLP_PE_600_300_64'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>65' to 'MLP_PE_600_300_65'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>66' to 'MLP_PE_600_300_66'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>67' to 'MLP_PE_600_300_67'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>68' to 'MLP_PE_600_300_68'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>69' to 'MLP_PE_600_300_69'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>70' to 'MLP_PE_600_300_70'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>71' to 'MLP_PE_600_300_71'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>72' to 'MLP_PE_600_300_72'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_PE<600, 300>73' to 'MLP_PE_600_300_73'.
WARNING: [SYN 201-103] Legalizing function name 'MLP_batch_nodes<600, 300>' to 'MLP_batch_nodes_600_300_s'.
Command         ap_set_top_model done; 0.27 sec.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel -topdown 
Execute         preproc_iomode -model GIN_compute_one_graph 
Execute         preproc_iomode -model global_graph_prediction 
Execute         preproc_iomode -model global_mean_pooling 
Execute         preproc_iomode -model compute_CONV_layer 
Execute         preproc_iomode -model MLP 
Execute         preproc_iomode -model MLP_batch_nodes<600, 300> 
Execute         preproc_iomode -model MLP_PE<600, 300>73 
Execute         preproc_iomode -model MLP_PE<600, 300>72 
Execute         preproc_iomode -model MLP_PE<600, 300>71 
Execute         preproc_iomode -model MLP_PE<600, 300>70 
Execute         preproc_iomode -model MLP_PE<600, 300>69 
Execute         preproc_iomode -model MLP_PE<600, 300>68 
Execute         preproc_iomode -model MLP_PE<600, 300>67 
Execute         preproc_iomode -model MLP_PE<600, 300>66 
Execute         preproc_iomode -model MLP_PE<600, 300>65 
Execute         preproc_iomode -model MLP_PE<600, 300>64 
Execute         preproc_iomode -model MLP_PE<600, 300>63 
Execute         preproc_iomode -model MLP_PE<600, 300>62 
Execute         preproc_iomode -model MLP_PE<600, 300>61 
Execute         preproc_iomode -model MLP_PE<600, 300>60 
Execute         preproc_iomode -model MLP_PE<600, 300>59 
Execute         preproc_iomode -model MLP_PE<600, 300>58 
Execute         preproc_iomode -model MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         preproc_iomode -model load_mlp_weight_vector<600, 300> 
Execute         preproc_iomode -model MLP_batch_nodes<600, 300>.entry162 
Execute         preproc_iomode -model MLP_batch_nodes<300, 600> 
Execute         preproc_iomode -model MLP_PE<300, 600>57 
Execute         preproc_iomode -model MLP_PE<300, 600>56 
Execute         preproc_iomode -model MLP_PE<300, 600>55 
Execute         preproc_iomode -model MLP_PE<300, 600>54 
Execute         preproc_iomode -model MLP_PE<300, 600>53 
Execute         preproc_iomode -model MLP_PE<300, 600>52 
Execute         preproc_iomode -model MLP_PE<300, 600>51 
Execute         preproc_iomode -model MLP_PE<300, 600>50 
Execute         preproc_iomode -model MLP_PE<300, 600>49 
Execute         preproc_iomode -model MLP_PE<300, 600>48 
Execute         preproc_iomode -model MLP_PE<300, 600>47 
Execute         preproc_iomode -model MLP_PE<300, 600>46 
Execute         preproc_iomode -model MLP_PE<300, 600>45 
Execute         preproc_iomode -model MLP_PE<300, 600>44 
Execute         preproc_iomode -model MLP_PE<300, 600>43 
Execute         preproc_iomode -model MLP_PE<300, 600>42 
Execute         preproc_iomode -model MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         preproc_iomode -model load_mlp_weight_vector<300, 600> 
Execute         preproc_iomode -model MLP_batch_nodes<300, 600>.entry142 
Execute         preproc_iomode -model load_mlp_weights_one_layer 
Execute         preproc_iomode -model message_passing 
Execute         preproc_iomode -model compute_edge_embedding 
Execute         preproc_iomode -model compute_node_embedding 
Execute         preproc_iomode -model load_graph 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_graph compute_node_embedding compute_edge_embedding message_passing load_mlp_weights_one_layer {MLP_batch_nodes<300, 600>.entry142} {load_mlp_weight_vector<300, 600>} {MLP_batch_nodes<300, 600>_Block_.split13_proc} {MLP_PE<300, 600>42} {MLP_PE<300, 600>43} {MLP_PE<300, 600>44} {MLP_PE<300, 600>45} {MLP_PE<300, 600>46} {MLP_PE<300, 600>47} {MLP_PE<300, 600>48} {MLP_PE<300, 600>49} {MLP_PE<300, 600>50} {MLP_PE<300, 600>51} {MLP_PE<300, 600>52} {MLP_PE<300, 600>53} {MLP_PE<300, 600>54} {MLP_PE<300, 600>55} {MLP_PE<300, 600>56} {MLP_PE<300, 600>57} {MLP_batch_nodes<300, 600>} {MLP_batch_nodes<600, 300>.entry162} {load_mlp_weight_vector<600, 300>} {MLP_batch_nodes<600, 300>_Block_.split13_proc} {MLP_PE<600, 300>58} {MLP_PE<600, 300>59} {MLP_PE<600, 300>60} {MLP_PE<600, 300>61} {MLP_PE<600, 300>62} {MLP_PE<600, 300>63} {MLP_PE<600, 300>64} {MLP_PE<600, 300>65} {MLP_PE<600, 300>66} {MLP_PE<600, 300>67} {MLP_PE<600, 300>68} {MLP_PE<600, 300>69} {MLP_PE<600, 300>70} {MLP_PE<600, 300>71} {MLP_PE<600, 300>72} {MLP_PE<600, 300>73} {MLP_batch_nodes<600, 300>} MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Configuring Module : load_graph ...
Execute         set_default_model load_graph 
Execute         apply_spec_resource_limit load_graph 
INFO-FLOW: Configuring Module : compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         apply_spec_resource_limit compute_node_embedding 
INFO-FLOW: Configuring Module : compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         apply_spec_resource_limit compute_edge_embedding 
INFO-FLOW: Configuring Module : message_passing ...
Execute         set_default_model message_passing 
Execute         apply_spec_resource_limit message_passing 
INFO-FLOW: Configuring Module : load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         apply_spec_resource_limit load_mlp_weights_one_layer 
INFO-FLOW: Configuring Module : MLP_batch_nodes<300, 600>.entry142 ...
Execute         set_default_model MLP_batch_nodes<300, 600>.entry142 
Execute         apply_spec_resource_limit MLP_batch_nodes<300, 600>.entry142 
INFO-FLOW: Configuring Module : load_mlp_weight_vector<300, 600> ...
Execute         set_default_model load_mlp_weight_vector<300, 600> 
Execute         apply_spec_resource_limit load_mlp_weight_vector<300, 600> 
INFO-FLOW: Configuring Module : MLP_batch_nodes<300, 600>_Block_.split13_proc ...
Execute         set_default_model MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         apply_spec_resource_limit MLP_batch_nodes<300, 600>_Block_.split13_proc 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>42 ...
Execute         set_default_model MLP_PE<300, 600>42 
Execute         apply_spec_resource_limit MLP_PE<300, 600>42 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>43 ...
Execute         set_default_model MLP_PE<300, 600>43 
Execute         apply_spec_resource_limit MLP_PE<300, 600>43 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>44 ...
Execute         set_default_model MLP_PE<300, 600>44 
Execute         apply_spec_resource_limit MLP_PE<300, 600>44 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>45 ...
Execute         set_default_model MLP_PE<300, 600>45 
Execute         apply_spec_resource_limit MLP_PE<300, 600>45 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>46 ...
Execute         set_default_model MLP_PE<300, 600>46 
Execute         apply_spec_resource_limit MLP_PE<300, 600>46 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>47 ...
Execute         set_default_model MLP_PE<300, 600>47 
Execute         apply_spec_resource_limit MLP_PE<300, 600>47 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>48 ...
Execute         set_default_model MLP_PE<300, 600>48 
Execute         apply_spec_resource_limit MLP_PE<300, 600>48 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>49 ...
Execute         set_default_model MLP_PE<300, 600>49 
Execute         apply_spec_resource_limit MLP_PE<300, 600>49 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>50 ...
Execute         set_default_model MLP_PE<300, 600>50 
Execute         apply_spec_resource_limit MLP_PE<300, 600>50 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>51 ...
Execute         set_default_model MLP_PE<300, 600>51 
Execute         apply_spec_resource_limit MLP_PE<300, 600>51 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>52 ...
Execute         set_default_model MLP_PE<300, 600>52 
Execute         apply_spec_resource_limit MLP_PE<300, 600>52 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>53 ...
Execute         set_default_model MLP_PE<300, 600>53 
Execute         apply_spec_resource_limit MLP_PE<300, 600>53 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>54 ...
Execute         set_default_model MLP_PE<300, 600>54 
Execute         apply_spec_resource_limit MLP_PE<300, 600>54 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>55 ...
Execute         set_default_model MLP_PE<300, 600>55 
Execute         apply_spec_resource_limit MLP_PE<300, 600>55 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>56 ...
Execute         set_default_model MLP_PE<300, 600>56 
Execute         apply_spec_resource_limit MLP_PE<300, 600>56 
INFO-FLOW: Configuring Module : MLP_PE<300, 600>57 ...
Execute         set_default_model MLP_PE<300, 600>57 
Execute         apply_spec_resource_limit MLP_PE<300, 600>57 
INFO-FLOW: Configuring Module : MLP_batch_nodes<300, 600> ...
Execute         set_default_model MLP_batch_nodes<300, 600> 
Execute         apply_spec_resource_limit MLP_batch_nodes<300, 600> 
INFO-FLOW: Configuring Module : MLP_batch_nodes<600, 300>.entry162 ...
Execute         set_default_model MLP_batch_nodes<600, 300>.entry162 
Execute         apply_spec_resource_limit MLP_batch_nodes<600, 300>.entry162 
INFO-FLOW: Configuring Module : load_mlp_weight_vector<600, 300> ...
Execute         set_default_model load_mlp_weight_vector<600, 300> 
Execute         apply_spec_resource_limit load_mlp_weight_vector<600, 300> 
INFO-FLOW: Configuring Module : MLP_batch_nodes<600, 300>_Block_.split13_proc ...
Execute         set_default_model MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         apply_spec_resource_limit MLP_batch_nodes<600, 300>_Block_.split13_proc 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>58 ...
Execute         set_default_model MLP_PE<600, 300>58 
Execute         apply_spec_resource_limit MLP_PE<600, 300>58 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>59 ...
Execute         set_default_model MLP_PE<600, 300>59 
Execute         apply_spec_resource_limit MLP_PE<600, 300>59 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>60 ...
Execute         set_default_model MLP_PE<600, 300>60 
Execute         apply_spec_resource_limit MLP_PE<600, 300>60 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>61 ...
Execute         set_default_model MLP_PE<600, 300>61 
Execute         apply_spec_resource_limit MLP_PE<600, 300>61 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>62 ...
Execute         set_default_model MLP_PE<600, 300>62 
Execute         apply_spec_resource_limit MLP_PE<600, 300>62 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>63 ...
Execute         set_default_model MLP_PE<600, 300>63 
Execute         apply_spec_resource_limit MLP_PE<600, 300>63 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>64 ...
Execute         set_default_model MLP_PE<600, 300>64 
Execute         apply_spec_resource_limit MLP_PE<600, 300>64 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>65 ...
Execute         set_default_model MLP_PE<600, 300>65 
Execute         apply_spec_resource_limit MLP_PE<600, 300>65 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>66 ...
Execute         set_default_model MLP_PE<600, 300>66 
Execute         apply_spec_resource_limit MLP_PE<600, 300>66 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>67 ...
Execute         set_default_model MLP_PE<600, 300>67 
Execute         apply_spec_resource_limit MLP_PE<600, 300>67 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>68 ...
Execute         set_default_model MLP_PE<600, 300>68 
Execute         apply_spec_resource_limit MLP_PE<600, 300>68 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>69 ...
Execute         set_default_model MLP_PE<600, 300>69 
Execute         apply_spec_resource_limit MLP_PE<600, 300>69 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>70 ...
Execute         set_default_model MLP_PE<600, 300>70 
Execute         apply_spec_resource_limit MLP_PE<600, 300>70 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>71 ...
Execute         set_default_model MLP_PE<600, 300>71 
Execute         apply_spec_resource_limit MLP_PE<600, 300>71 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>72 ...
Execute         set_default_model MLP_PE<600, 300>72 
Execute         apply_spec_resource_limit MLP_PE<600, 300>72 
INFO-FLOW: Configuring Module : MLP_PE<600, 300>73 ...
Execute         set_default_model MLP_PE<600, 300>73 
Execute         apply_spec_resource_limit MLP_PE<600, 300>73 
INFO-FLOW: Configuring Module : MLP_batch_nodes<600, 300> ...
Execute         set_default_model MLP_batch_nodes<600, 300> 
Execute         apply_spec_resource_limit MLP_batch_nodes<600, 300> 
INFO-FLOW: Configuring Module : MLP ...
Execute         set_default_model MLP 
Execute         apply_spec_resource_limit MLP 
INFO-FLOW: Configuring Module : compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         apply_spec_resource_limit compute_CONV_layer 
INFO-FLOW: Configuring Module : global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         apply_spec_resource_limit global_mean_pooling 
INFO-FLOW: Configuring Module : global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         apply_spec_resource_limit global_graph_prediction 
INFO-FLOW: Configuring Module : GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         apply_spec_resource_limit GIN_compute_one_graph 
INFO-FLOW: Model list for preprocess: load_graph compute_node_embedding compute_edge_embedding message_passing load_mlp_weights_one_layer {MLP_batch_nodes<300, 600>.entry142} {load_mlp_weight_vector<300, 600>} {MLP_batch_nodes<300, 600>_Block_.split13_proc} {MLP_PE<300, 600>42} {MLP_PE<300, 600>43} {MLP_PE<300, 600>44} {MLP_PE<300, 600>45} {MLP_PE<300, 600>46} {MLP_PE<300, 600>47} {MLP_PE<300, 600>48} {MLP_PE<300, 600>49} {MLP_PE<300, 600>50} {MLP_PE<300, 600>51} {MLP_PE<300, 600>52} {MLP_PE<300, 600>53} {MLP_PE<300, 600>54} {MLP_PE<300, 600>55} {MLP_PE<300, 600>56} {MLP_PE<300, 600>57} {MLP_batch_nodes<300, 600>} {MLP_batch_nodes<600, 300>.entry162} {load_mlp_weight_vector<600, 300>} {MLP_batch_nodes<600, 300>_Block_.split13_proc} {MLP_PE<600, 300>58} {MLP_PE<600, 300>59} {MLP_PE<600, 300>60} {MLP_PE<600, 300>61} {MLP_PE<600, 300>62} {MLP_PE<600, 300>63} {MLP_PE<600, 300>64} {MLP_PE<600, 300>65} {MLP_PE<600, 300>66} {MLP_PE<600, 300>67} {MLP_PE<600, 300>68} {MLP_PE<600, 300>69} {MLP_PE<600, 300>70} {MLP_PE<600, 300>71} {MLP_PE<600, 300>72} {MLP_PE<600, 300>73} {MLP_batch_nodes<600, 300>} MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Preprocessing Module: load_graph ...
Execute         set_default_model load_graph 
Execute         cdfg_preprocess -model load_graph 
Execute         rtl_gen_preprocess load_graph 
INFO-FLOW: Preprocessing Module: compute_node_embedding ...
Execute         set_default_model compute_node_embedding 
Execute         cdfg_preprocess -model compute_node_embedding 
Execute         rtl_gen_preprocess compute_node_embedding 
INFO-FLOW: Preprocessing Module: compute_edge_embedding ...
Execute         set_default_model compute_edge_embedding 
Execute         cdfg_preprocess -model compute_edge_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
INFO-FLOW: Preprocessing Module: message_passing ...
Execute         set_default_model message_passing 
Execute         cdfg_preprocess -model message_passing 
Execute         rtl_gen_preprocess message_passing 
INFO-FLOW: Preprocessing Module: load_mlp_weights_one_layer ...
Execute         set_default_model load_mlp_weights_one_layer 
Execute         cdfg_preprocess -model load_mlp_weights_one_layer 
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
INFO-FLOW: Preprocessing Module: MLP_batch_nodes<300, 600>.entry142 ...
Execute         set_default_model MLP_batch_nodes<300, 600>.entry142 
Execute         cdfg_preprocess -model MLP_batch_nodes<300, 600>.entry142 
Execute         rtl_gen_preprocess MLP_batch_nodes<300, 600>.entry142 
INFO-FLOW: Preprocessing Module: load_mlp_weight_vector<300, 600> ...
Execute         set_default_model load_mlp_weight_vector<300, 600> 
Execute         cdfg_preprocess -model load_mlp_weight_vector<300, 600> 
Execute         rtl_gen_preprocess load_mlp_weight_vector<300, 600> 
INFO-FLOW: Preprocessing Module: MLP_batch_nodes<300, 600>_Block_.split13_proc ...
Execute         set_default_model MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         cdfg_preprocess -model MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         rtl_gen_preprocess MLP_batch_nodes<300, 600>_Block_.split13_proc 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>42 ...
Execute         set_default_model MLP_PE<300, 600>42 
Execute         cdfg_preprocess -model MLP_PE<300, 600>42 
Execute         rtl_gen_preprocess MLP_PE<300, 600>42 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>43 ...
Execute         set_default_model MLP_PE<300, 600>43 
Execute         cdfg_preprocess -model MLP_PE<300, 600>43 
Execute         rtl_gen_preprocess MLP_PE<300, 600>43 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>44 ...
Execute         set_default_model MLP_PE<300, 600>44 
Execute         cdfg_preprocess -model MLP_PE<300, 600>44 
Execute         rtl_gen_preprocess MLP_PE<300, 600>44 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>45 ...
Execute         set_default_model MLP_PE<300, 600>45 
Execute         cdfg_preprocess -model MLP_PE<300, 600>45 
Execute         rtl_gen_preprocess MLP_PE<300, 600>45 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>46 ...
Execute         set_default_model MLP_PE<300, 600>46 
Execute         cdfg_preprocess -model MLP_PE<300, 600>46 
Execute         rtl_gen_preprocess MLP_PE<300, 600>46 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>47 ...
Execute         set_default_model MLP_PE<300, 600>47 
Execute         cdfg_preprocess -model MLP_PE<300, 600>47 
Execute         rtl_gen_preprocess MLP_PE<300, 600>47 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>48 ...
Execute         set_default_model MLP_PE<300, 600>48 
Execute         cdfg_preprocess -model MLP_PE<300, 600>48 
Execute         rtl_gen_preprocess MLP_PE<300, 600>48 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>49 ...
Execute         set_default_model MLP_PE<300, 600>49 
Execute         cdfg_preprocess -model MLP_PE<300, 600>49 
Execute         rtl_gen_preprocess MLP_PE<300, 600>49 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>50 ...
Execute         set_default_model MLP_PE<300, 600>50 
Execute         cdfg_preprocess -model MLP_PE<300, 600>50 
Execute         rtl_gen_preprocess MLP_PE<300, 600>50 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>51 ...
Execute         set_default_model MLP_PE<300, 600>51 
Execute         cdfg_preprocess -model MLP_PE<300, 600>51 
Execute         rtl_gen_preprocess MLP_PE<300, 600>51 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>52 ...
Execute         set_default_model MLP_PE<300, 600>52 
Execute         cdfg_preprocess -model MLP_PE<300, 600>52 
Execute         rtl_gen_preprocess MLP_PE<300, 600>52 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>53 ...
Execute         set_default_model MLP_PE<300, 600>53 
Execute         cdfg_preprocess -model MLP_PE<300, 600>53 
Execute         rtl_gen_preprocess MLP_PE<300, 600>53 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>54 ...
Execute         set_default_model MLP_PE<300, 600>54 
Execute         cdfg_preprocess -model MLP_PE<300, 600>54 
Execute         rtl_gen_preprocess MLP_PE<300, 600>54 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>55 ...
Execute         set_default_model MLP_PE<300, 600>55 
Execute         cdfg_preprocess -model MLP_PE<300, 600>55 
Execute         rtl_gen_preprocess MLP_PE<300, 600>55 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>56 ...
Execute         set_default_model MLP_PE<300, 600>56 
Execute         cdfg_preprocess -model MLP_PE<300, 600>56 
Execute         rtl_gen_preprocess MLP_PE<300, 600>56 
INFO-FLOW: Preprocessing Module: MLP_PE<300, 600>57 ...
Execute         set_default_model MLP_PE<300, 600>57 
Execute         cdfg_preprocess -model MLP_PE<300, 600>57 
Execute         rtl_gen_preprocess MLP_PE<300, 600>57 
INFO-FLOW: Preprocessing Module: MLP_batch_nodes<300, 600> ...
Execute         set_default_model MLP_batch_nodes<300, 600> 
Execute         cdfg_preprocess -model MLP_batch_nodes<300, 600> 
Execute         rtl_gen_preprocess MLP_batch_nodes<300, 600> 
INFO-FLOW: Preprocessing Module: MLP_batch_nodes<600, 300>.entry162 ...
Execute         set_default_model MLP_batch_nodes<600, 300>.entry162 
Execute         cdfg_preprocess -model MLP_batch_nodes<600, 300>.entry162 
Execute         rtl_gen_preprocess MLP_batch_nodes<600, 300>.entry162 
INFO-FLOW: Preprocessing Module: load_mlp_weight_vector<600, 300> ...
Execute         set_default_model load_mlp_weight_vector<600, 300> 
Execute         cdfg_preprocess -model load_mlp_weight_vector<600, 300> 
Execute         rtl_gen_preprocess load_mlp_weight_vector<600, 300> 
INFO-FLOW: Preprocessing Module: MLP_batch_nodes<600, 300>_Block_.split13_proc ...
Execute         set_default_model MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         cdfg_preprocess -model MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         rtl_gen_preprocess MLP_batch_nodes<600, 300>_Block_.split13_proc 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>58 ...
Execute         set_default_model MLP_PE<600, 300>58 
Execute         cdfg_preprocess -model MLP_PE<600, 300>58 
Execute         rtl_gen_preprocess MLP_PE<600, 300>58 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>59 ...
Execute         set_default_model MLP_PE<600, 300>59 
Execute         cdfg_preprocess -model MLP_PE<600, 300>59 
Execute         rtl_gen_preprocess MLP_PE<600, 300>59 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>60 ...
Execute         set_default_model MLP_PE<600, 300>60 
Execute         cdfg_preprocess -model MLP_PE<600, 300>60 
Execute         rtl_gen_preprocess MLP_PE<600, 300>60 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>61 ...
Execute         set_default_model MLP_PE<600, 300>61 
Execute         cdfg_preprocess -model MLP_PE<600, 300>61 
Execute         rtl_gen_preprocess MLP_PE<600, 300>61 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>62 ...
Execute         set_default_model MLP_PE<600, 300>62 
Execute         cdfg_preprocess -model MLP_PE<600, 300>62 
Execute         rtl_gen_preprocess MLP_PE<600, 300>62 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>63 ...
Execute         set_default_model MLP_PE<600, 300>63 
Execute         cdfg_preprocess -model MLP_PE<600, 300>63 
Execute         rtl_gen_preprocess MLP_PE<600, 300>63 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>64 ...
Execute         set_default_model MLP_PE<600, 300>64 
Execute         cdfg_preprocess -model MLP_PE<600, 300>64 
Execute         rtl_gen_preprocess MLP_PE<600, 300>64 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>65 ...
Execute         set_default_model MLP_PE<600, 300>65 
Execute         cdfg_preprocess -model MLP_PE<600, 300>65 
Execute         rtl_gen_preprocess MLP_PE<600, 300>65 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>66 ...
Execute         set_default_model MLP_PE<600, 300>66 
Execute         cdfg_preprocess -model MLP_PE<600, 300>66 
Execute         rtl_gen_preprocess MLP_PE<600, 300>66 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>67 ...
Execute         set_default_model MLP_PE<600, 300>67 
Execute         cdfg_preprocess -model MLP_PE<600, 300>67 
Execute         rtl_gen_preprocess MLP_PE<600, 300>67 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>68 ...
Execute         set_default_model MLP_PE<600, 300>68 
Execute         cdfg_preprocess -model MLP_PE<600, 300>68 
Execute         rtl_gen_preprocess MLP_PE<600, 300>68 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>69 ...
Execute         set_default_model MLP_PE<600, 300>69 
Execute         cdfg_preprocess -model MLP_PE<600, 300>69 
Execute         rtl_gen_preprocess MLP_PE<600, 300>69 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>70 ...
Execute         set_default_model MLP_PE<600, 300>70 
Execute         cdfg_preprocess -model MLP_PE<600, 300>70 
Execute         rtl_gen_preprocess MLP_PE<600, 300>70 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>71 ...
Execute         set_default_model MLP_PE<600, 300>71 
Execute         cdfg_preprocess -model MLP_PE<600, 300>71 
Execute         rtl_gen_preprocess MLP_PE<600, 300>71 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>72 ...
Execute         set_default_model MLP_PE<600, 300>72 
Execute         cdfg_preprocess -model MLP_PE<600, 300>72 
Execute         rtl_gen_preprocess MLP_PE<600, 300>72 
INFO-FLOW: Preprocessing Module: MLP_PE<600, 300>73 ...
Execute         set_default_model MLP_PE<600, 300>73 
Execute         cdfg_preprocess -model MLP_PE<600, 300>73 
Execute         rtl_gen_preprocess MLP_PE<600, 300>73 
INFO-FLOW: Preprocessing Module: MLP_batch_nodes<600, 300> ...
Execute         set_default_model MLP_batch_nodes<600, 300> 
Execute         cdfg_preprocess -model MLP_batch_nodes<600, 300> 
Execute         rtl_gen_preprocess MLP_batch_nodes<600, 300> 
INFO-FLOW: Preprocessing Module: MLP ...
Execute         set_default_model MLP 
Execute         cdfg_preprocess -model MLP 
Execute         rtl_gen_preprocess MLP 
INFO-FLOW: Preprocessing Module: compute_CONV_layer ...
Execute         set_default_model compute_CONV_layer 
Execute         cdfg_preprocess -model compute_CONV_layer 
Execute         rtl_gen_preprocess compute_CONV_layer 
INFO-FLOW: Preprocessing Module: global_mean_pooling ...
Execute         set_default_model global_mean_pooling 
Execute         cdfg_preprocess -model global_mean_pooling 
Execute         rtl_gen_preprocess global_mean_pooling 
INFO-FLOW: Preprocessing Module: global_graph_prediction ...
Execute         set_default_model global_graph_prediction 
Execute         cdfg_preprocess -model global_graph_prediction 
Execute         rtl_gen_preprocess global_graph_prediction 
INFO-FLOW: Preprocessing Module: GIN_compute_one_graph ...
Execute         set_default_model GIN_compute_one_graph 
Execute         cdfg_preprocess -model GIN_compute_one_graph 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_graph compute_node_embedding compute_edge_embedding message_passing load_mlp_weights_one_layer {MLP_batch_nodes<300, 600>.entry142} {load_mlp_weight_vector<300, 600>} {MLP_batch_nodes<300, 600>_Block_.split13_proc} {MLP_PE<300, 600>42} {MLP_PE<300, 600>43} {MLP_PE<300, 600>44} {MLP_PE<300, 600>45} {MLP_PE<300, 600>46} {MLP_PE<300, 600>47} {MLP_PE<300, 600>48} {MLP_PE<300, 600>49} {MLP_PE<300, 600>50} {MLP_PE<300, 600>51} {MLP_PE<300, 600>52} {MLP_PE<300, 600>53} {MLP_PE<300, 600>54} {MLP_PE<300, 600>55} {MLP_PE<300, 600>56} {MLP_PE<300, 600>57} {MLP_batch_nodes<300, 600>} {MLP_batch_nodes<600, 300>.entry162} {load_mlp_weight_vector<600, 300>} {MLP_batch_nodes<600, 300>_Block_.split13_proc} {MLP_PE<600, 300>58} {MLP_PE<600, 300>59} {MLP_PE<600, 300>60} {MLP_PE<600, 300>61} {MLP_PE<600, 300>62} {MLP_PE<600, 300>63} {MLP_PE<600, 300>64} {MLP_PE<600, 300>65} {MLP_PE<600, 300>66} {MLP_PE<600, 300>67} {MLP_PE<600, 300>68} {MLP_PE<600, 300>69} {MLP_PE<600, 300>70} {MLP_PE<600, 300>71} {MLP_PE<600, 300>72} {MLP_PE<600, 300>73} {MLP_batch_nodes<600, 300>} MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_graph 
Execute         schedule -model load_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_375_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_379_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_379_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_383_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 772.980 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.sched.adb -f 
INFO-FLOW: Finish scheduling load_graph.
Execute         set_default_model load_graph 
Execute         bind -model load_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 773.407 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.bind.adb -f 
INFO-FLOW: Finish binding load_graph.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_node_embedding 
Execute         schedule -model compute_node_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_244_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_259_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_259_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 773.706 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_node_embedding.
Execute         set_default_model compute_node_embedding 
Execute         bind -model compute_node_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 774.059 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_node_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_edge_embedding 
Execute         schedule -model compute_edge_embedding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_204_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_220_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 774.367 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.sched.adb -f 
INFO-FLOW: Finish scheduling compute_edge_embedding.
Execute         set_default_model compute_edge_embedding 
Execute         bind -model compute_edge_embedding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 774.747 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.bind.adb -f 
INFO-FLOW: Finish binding compute_edge_embedding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model message_passing 
Execute         schedule -model message_passing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 775.033 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.sched.adb -f 
INFO-FLOW: Finish scheduling message_passing.
Execute         set_default_model message_passing 
Execute         bind -model message_passing 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 775.375 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.bind.adb -f 
INFO-FLOW: Finish binding message_passing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weights_one_layer 
Execute         schedule -model load_mlp_weights_one_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_289_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_289_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_295_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 775.765 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.sched.adb -f 
INFO-FLOW: Finish scheduling load_mlp_weights_one_layer.
Execute         set_default_model load_mlp_weights_one_layer 
Execute         bind -model load_mlp_weights_one_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 776.280 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.bind.adb -f 
INFO-FLOW: Finish binding load_mlp_weights_one_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_batch_nodes_300_600_entry142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_batch_nodes<300, 600>.entry142 
Execute         schedule -model MLP_batch_nodes<300, 600>.entry142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 776.316 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_batch_nodes<300, 600>.entry142.
Execute         set_default_model MLP_batch_nodes<300, 600>.entry142 
Execute         bind -model MLP_batch_nodes<300, 600>.entry142 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 776.375 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.bind.adb -f 
INFO-FLOW: Finish binding MLP_batch_nodes<300, 600>.entry142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weight_vector_300_600_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weight_vector<300, 600> 
Execute         schedule -model load_mlp_weight_vector<300, 600> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.484 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.sched.adb -f 
INFO-FLOW: Finish scheduling load_mlp_weight_vector<300, 600>.
Execute         set_default_model load_mlp_weight_vector<300, 600> 
Execute         bind -model load_mlp_weight_vector<300, 600> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.628 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.bind.adb -f 
INFO-FLOW: Finish binding load_mlp_weight_vector<300, 600>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_batch_nodes_300_600_Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         schedule -model MLP_batch_nodes<300, 600>_Block_.split13_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.677 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_batch_nodes<300, 600>_Block_.split13_proc.
Execute         set_default_model MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         bind -model MLP_batch_nodes<300, 600>_Block_.split13_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 776.744 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.bind.adb -f 
INFO-FLOW: Finish binding MLP_batch_nodes<300, 600>_Block_.split13_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>42 
Execute         schedule -model MLP_PE<300, 600>42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.896 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>42.
Execute         set_default_model MLP_PE<300, 600>42 
Execute         bind -model MLP_PE<300, 600>42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 777.113 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>43 
Execute         schedule -model MLP_PE<300, 600>43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 777.255 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>43.
Execute         set_default_model MLP_PE<300, 600>43 
Execute         bind -model MLP_PE<300, 600>43 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 777.472 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>44 
Execute         schedule -model MLP_PE<300, 600>44 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 777.614 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>44.
Execute         set_default_model MLP_PE<300, 600>44 
Execute         bind -model MLP_PE<300, 600>44 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 777.831 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>44.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>45 
Execute         schedule -model MLP_PE<300, 600>45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 777.969 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>45.
Execute         set_default_model MLP_PE<300, 600>45 
Execute         bind -model MLP_PE<300, 600>45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 778.186 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>46 
Execute         schedule -model MLP_PE<300, 600>46 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 778.329 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>46.
Execute         set_default_model MLP_PE<300, 600>46 
Execute         bind -model MLP_PE<300, 600>46 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 778.552 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>46.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>47 
Execute         schedule -model MLP_PE<300, 600>47 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 778.695 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>47.
Execute         set_default_model MLP_PE<300, 600>47 
Execute         bind -model MLP_PE<300, 600>47 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.944 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>47.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>48 
Execute         schedule -model MLP_PE<300, 600>48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 779.078 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>48.
Execute         set_default_model MLP_PE<300, 600>48 
Execute         bind -model MLP_PE<300, 600>48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 779.300 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>49 
Execute         schedule -model MLP_PE<300, 600>49 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 779.436 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>49.
Execute         set_default_model MLP_PE<300, 600>49 
Execute         bind -model MLP_PE<300, 600>49 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 779.658 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>49.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>50 
Execute         schedule -model MLP_PE<300, 600>50 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 779.791 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>50.
Execute         set_default_model MLP_PE<300, 600>50 
Execute         bind -model MLP_PE<300, 600>50 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 780.042 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>50.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>51 
Execute         schedule -model MLP_PE<300, 600>51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 780.179 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>51.
Execute         set_default_model MLP_PE<300, 600>51 
Execute         bind -model MLP_PE<300, 600>51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 780.399 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>52 
Execute         schedule -model MLP_PE<300, 600>52 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 780.537 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>52.
Execute         set_default_model MLP_PE<300, 600>52 
Execute         bind -model MLP_PE<300, 600>52 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 780.758 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>52.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>53 
Execute         schedule -model MLP_PE<300, 600>53 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 780.895 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>53.
Execute         set_default_model MLP_PE<300, 600>53 
Execute         bind -model MLP_PE<300, 600>53 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 781.117 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>53.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>54 
Execute         schedule -model MLP_PE<300, 600>54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 781.253 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>54.
Execute         set_default_model MLP_PE<300, 600>54 
Execute         bind -model MLP_PE<300, 600>54 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.475 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>55 
Execute         schedule -model MLP_PE<300, 600>55 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 781.612 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>55.
Execute         set_default_model MLP_PE<300, 600>55 
Execute         bind -model MLP_PE<300, 600>55 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 781.834 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>55.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>56 
Execute         schedule -model MLP_PE<300, 600>56 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 781.969 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>56.
Execute         set_default_model MLP_PE<300, 600>56 
Execute         bind -model MLP_PE<300, 600>56 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.192 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>56.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_300_600_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<300, 600>57 
Execute         schedule -model MLP_PE<300, 600>57 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 782.313 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<300, 600>57.
Execute         set_default_model MLP_PE<300, 600>57 
Execute         bind -model MLP_PE<300, 600>57 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.491 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<300, 600>57.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_batch_nodes_300_600_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_batch_nodes<300, 600> 
Execute         schedule -model MLP_batch_nodes<300, 600> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 782.906 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_batch_nodes<300, 600>.
Execute         set_default_model MLP_batch_nodes<300, 600> 
Execute         bind -model MLP_batch_nodes<300, 600> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 784.034 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.bind.adb -f 
INFO-FLOW: Finish binding MLP_batch_nodes<300, 600>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_batch_nodes_600_300_entry162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_batch_nodes<600, 300>.entry162 
Execute         schedule -model MLP_batch_nodes<600, 300>.entry162 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 784.075 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_batch_nodes<600, 300>.entry162.
Execute         set_default_model MLP_batch_nodes<600, 300>.entry162 
Execute         bind -model MLP_batch_nodes<600, 300>.entry162 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 784.155 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.bind.adb -f 
INFO-FLOW: Finish binding MLP_batch_nodes<600, 300>.entry162.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weight_vector_600_300_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mlp_weight_vector<600, 300> 
Execute         schedule -model load_mlp_weight_vector<600, 300> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 784.260 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.sched.adb -f 
INFO-FLOW: Finish scheduling load_mlp_weight_vector<600, 300>.
Execute         set_default_model load_mlp_weight_vector<600, 300> 
Execute         bind -model load_mlp_weight_vector<600, 300> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 784.401 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.bind.adb -f 
INFO-FLOW: Finish binding load_mlp_weight_vector<600, 300>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_batch_nodes_600_300_Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         schedule -model MLP_batch_nodes<600, 300>_Block_.split13_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 784.448 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_batch_nodes<600, 300>_Block_.split13_proc.
Execute         set_default_model MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         bind -model MLP_batch_nodes<600, 300>_Block_.split13_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.519 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.bind.adb -f 
INFO-FLOW: Finish binding MLP_batch_nodes<600, 300>_Block_.split13_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>58 
Execute         schedule -model MLP_PE<600, 300>58 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 784.672 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>58.
Execute         set_default_model MLP_PE<600, 300>58 
Execute         bind -model MLP_PE<600, 300>58 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 784.950 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>58.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>59 
Execute         schedule -model MLP_PE<600, 300>59 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 785.096 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>59.
Execute         set_default_model MLP_PE<600, 300>59 
Execute         bind -model MLP_PE<600, 300>59 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.344 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>59.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>60 
Execute         schedule -model MLP_PE<600, 300>60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 785.489 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>60.
Execute         set_default_model MLP_PE<600, 300>60 
Execute         bind -model MLP_PE<600, 300>60 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 785.736 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>61 
Execute         schedule -model MLP_PE<600, 300>61 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 785.882 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>61.
Execute         set_default_model MLP_PE<600, 300>61 
Execute         bind -model MLP_PE<600, 300>61 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 786.130 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>61.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>62 
Execute         schedule -model MLP_PE<600, 300>62 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 786.277 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>62.
Execute         set_default_model MLP_PE<600, 300>62 
Execute         bind -model MLP_PE<600, 300>62 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 786.524 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>62.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>63 
Execute         schedule -model MLP_PE<600, 300>63 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 786.668 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>63.
Execute         set_default_model MLP_PE<600, 300>63 
Execute         bind -model MLP_PE<600, 300>63 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 786.917 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>63.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>64 
Execute         schedule -model MLP_PE<600, 300>64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 787.061 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>64.
Execute         set_default_model MLP_PE<600, 300>64 
Execute         bind -model MLP_PE<600, 300>64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 787.310 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>65 
Execute         schedule -model MLP_PE<600, 300>65 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 787.453 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>65.
Execute         set_default_model MLP_PE<600, 300>65 
Execute         bind -model MLP_PE<600, 300>65 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 787.704 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>65.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>66 
Execute         schedule -model MLP_PE<600, 300>66 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 787.847 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>66.
Execute         set_default_model MLP_PE<600, 300>66 
Execute         bind -model MLP_PE<600, 300>66 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 788.096 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>66.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>67 
Execute         schedule -model MLP_PE<600, 300>67 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 788.239 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>67.
Execute         set_default_model MLP_PE<600, 300>67 
Execute         bind -model MLP_PE<600, 300>67 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 788.487 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>67.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>68 
Execute         schedule -model MLP_PE<600, 300>68 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 788.631 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>68.
Execute         set_default_model MLP_PE<600, 300>68 
Execute         bind -model MLP_PE<600, 300>68 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 788.878 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>68.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>69 
Execute         schedule -model MLP_PE<600, 300>69 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 789.037 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>69.
Execute         set_default_model MLP_PE<600, 300>69 
Execute         bind -model MLP_PE<600, 300>69 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 789.284 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>69.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>70 
Execute         schedule -model MLP_PE<600, 300>70 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 789.431 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>70.
Execute         set_default_model MLP_PE<600, 300>70 
Execute         bind -model MLP_PE<600, 300>70 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 789.678 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>70.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>71 
Execute         schedule -model MLP_PE<600, 300>71 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 789.822 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>71.
Execute         set_default_model MLP_PE<600, 300>71 
Execute         bind -model MLP_PE<600, 300>71 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.068 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>71.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>72 
Execute         schedule -model MLP_PE<600, 300>72 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 790.213 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>72.
Execute         set_default_model MLP_PE<600, 300>72 
Execute         bind -model MLP_PE<600, 300>72 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.460 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>72.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_PE_600_300_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_PE<600, 300>73 
Execute         schedule -model MLP_PE<600, 300>73 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 790.585 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_PE<600, 300>73.
Execute         set_default_model MLP_PE<600, 300>73 
Execute         bind -model MLP_PE<600, 300>73 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 790.804 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.bind.adb -f 
INFO-FLOW: Finish binding MLP_PE<600, 300>73.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_batch_nodes_600_300_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP_batch_nodes<600, 300> 
Execute         schedule -model MLP_batch_nodes<600, 300> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 791.296 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.sched.adb -f 
INFO-FLOW: Finish scheduling MLP_batch_nodes<600, 300>.
Execute         set_default_model MLP_batch_nodes<600, 300> 
Execute         bind -model MLP_batch_nodes<600, 300> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 792.750 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.bind.adb -f 
INFO-FLOW: Finish binding MLP_batch_nodes<600, 300>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MLP 
Execute         schedule -model MLP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_3_VITIS_LOOP_138_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_137_3_VITIS_LOOP_138_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 793.474 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.sched.adb -f 
INFO-FLOW: Finish scheduling MLP.
Execute         set_default_model MLP 
Execute         bind -model MLP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.02 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 794.550 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.18 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.bind.adb -f 
INFO-FLOW: Finish binding MLP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_CONV_layer 
Execute         schedule -model compute_CONV_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 794.630 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.sched.adb -f 
INFO-FLOW: Finish scheduling compute_CONV_layer.
Execute         set_default_model compute_CONV_layer 
Execute         bind -model compute_CONV_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 794.786 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.62 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.bind.adb -f 
INFO-FLOW: Finish binding compute_CONV_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_mean_pooling 
Execute         schedule -model global_mean_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_344_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_344_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 794.976 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling global_mean_pooling.
Execute         set_default_model global_mean_pooling 
Execute         bind -model global_mean_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 795.210 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.bind.adb -f 
INFO-FLOW: Finish binding global_mean_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model global_graph_prediction 
Execute         schedule -model global_graph_prediction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_365_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_365_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 795.347 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.sched.adb -f 
INFO-FLOW: Finish scheduling global_graph_prediction.
Execute         set_default_model global_graph_prediction 
Execute         bind -model global_graph_prediction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 795.533 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.bind.adb -f 
INFO-FLOW: Finish binding global_graph_prediction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GIN_compute_one_graph 
Execute         schedule -model GIN_compute_one_graph 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln416) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_397_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_397_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_403_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_403_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_4_VITIS_LOOP_409_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_408_4_VITIS_LOOP_409_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_414_6_VITIS_LOOP_415_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_414_6_VITIS_LOOP_415_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 796.114 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.sched.adb -f 
INFO-FLOW: Finish scheduling GIN_compute_one_graph.
Execute         set_default_model GIN_compute_one_graph 
Execute         bind -model GIN_compute_one_graph 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.71 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 797.134 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.95 sec.
Execute         db_write -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.bind.adb -f 
INFO-FLOW: Finish binding GIN_compute_one_graph.
Execute         get_model_list GIN_compute_one_graph -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_graph 
Execute         rtl_gen_preprocess compute_node_embedding 
Execute         rtl_gen_preprocess compute_edge_embedding 
Execute         rtl_gen_preprocess message_passing 
Execute         rtl_gen_preprocess load_mlp_weights_one_layer 
Execute         rtl_gen_preprocess MLP_batch_nodes<300, 600>.entry142 
Execute         rtl_gen_preprocess load_mlp_weight_vector<300, 600> 
Execute         rtl_gen_preprocess MLP_batch_nodes<300, 600>_Block_.split13_proc 
Execute         rtl_gen_preprocess MLP_PE<300, 600>42 
Execute         rtl_gen_preprocess MLP_PE<300, 600>43 
Execute         rtl_gen_preprocess MLP_PE<300, 600>44 
Execute         rtl_gen_preprocess MLP_PE<300, 600>45 
Execute         rtl_gen_preprocess MLP_PE<300, 600>46 
Execute         rtl_gen_preprocess MLP_PE<300, 600>47 
Execute         rtl_gen_preprocess MLP_PE<300, 600>48 
Execute         rtl_gen_preprocess MLP_PE<300, 600>49 
Execute         rtl_gen_preprocess MLP_PE<300, 600>50 
Execute         rtl_gen_preprocess MLP_PE<300, 600>51 
Execute         rtl_gen_preprocess MLP_PE<300, 600>52 
Execute         rtl_gen_preprocess MLP_PE<300, 600>53 
Execute         rtl_gen_preprocess MLP_PE<300, 600>54 
Execute         rtl_gen_preprocess MLP_PE<300, 600>55 
Execute         rtl_gen_preprocess MLP_PE<300, 600>56 
Execute         rtl_gen_preprocess MLP_PE<300, 600>57 
Execute         rtl_gen_preprocess MLP_batch_nodes<300, 600> 
Execute         rtl_gen_preprocess MLP_batch_nodes<600, 300>.entry162 
Execute         rtl_gen_preprocess load_mlp_weight_vector<600, 300> 
Execute         rtl_gen_preprocess MLP_batch_nodes<600, 300>_Block_.split13_proc 
Execute         rtl_gen_preprocess MLP_PE<600, 300>58 
Execute         rtl_gen_preprocess MLP_PE<600, 300>59 
Execute         rtl_gen_preprocess MLP_PE<600, 300>60 
Execute         rtl_gen_preprocess MLP_PE<600, 300>61 
Execute         rtl_gen_preprocess MLP_PE<600, 300>62 
Execute         rtl_gen_preprocess MLP_PE<600, 300>63 
Execute         rtl_gen_preprocess MLP_PE<600, 300>64 
Execute         rtl_gen_preprocess MLP_PE<600, 300>65 
Execute         rtl_gen_preprocess MLP_PE<600, 300>66 
Execute         rtl_gen_preprocess MLP_PE<600, 300>67 
Execute         rtl_gen_preprocess MLP_PE<600, 300>68 
Execute         rtl_gen_preprocess MLP_PE<600, 300>69 
Execute         rtl_gen_preprocess MLP_PE<600, 300>70 
Execute         rtl_gen_preprocess MLP_PE<600, 300>71 
Execute         rtl_gen_preprocess MLP_PE<600, 300>72 
Execute         rtl_gen_preprocess MLP_PE<600, 300>73 
Execute         rtl_gen_preprocess MLP_batch_nodes<600, 300> 
Execute         rtl_gen_preprocess MLP 
Execute         rtl_gen_preprocess compute_CONV_layer 
Execute         rtl_gen_preprocess global_mean_pooling 
Execute         rtl_gen_preprocess global_graph_prediction 
Execute         rtl_gen_preprocess GIN_compute_one_graph 
INFO-FLOW: Model list for RTL generation: load_graph compute_node_embedding compute_edge_embedding message_passing load_mlp_weights_one_layer {MLP_batch_nodes<300, 600>.entry142} {load_mlp_weight_vector<300, 600>} {MLP_batch_nodes<300, 600>_Block_.split13_proc} {MLP_PE<300, 600>42} {MLP_PE<300, 600>43} {MLP_PE<300, 600>44} {MLP_PE<300, 600>45} {MLP_PE<300, 600>46} {MLP_PE<300, 600>47} {MLP_PE<300, 600>48} {MLP_PE<300, 600>49} {MLP_PE<300, 600>50} {MLP_PE<300, 600>51} {MLP_PE<300, 600>52} {MLP_PE<300, 600>53} {MLP_PE<300, 600>54} {MLP_PE<300, 600>55} {MLP_PE<300, 600>56} {MLP_PE<300, 600>57} {MLP_batch_nodes<300, 600>} {MLP_batch_nodes<600, 300>.entry162} {load_mlp_weight_vector<600, 300>} {MLP_batch_nodes<600, 300>_Block_.split13_proc} {MLP_PE<600, 300>58} {MLP_PE<600, 300>59} {MLP_PE<600, 300>60} {MLP_PE<600, 300>61} {MLP_PE<600, 300>62} {MLP_PE<600, 300>63} {MLP_PE<600, 300>64} {MLP_PE<600, 300>65} {MLP_PE<600, 300>66} {MLP_PE<600, 300>67} {MLP_PE<600, 300>68} {MLP_PE<600, 300>69} {MLP_PE<600, 300>70} {MLP_PE<600, 300>71} {MLP_PE<600, 300>72} {MLP_PE<600, 300>73} {MLP_batch_nodes<600, 300>} MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_graph -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 798.056 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_graph -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_graph 
Execute         gen_rtl load_graph -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_graph 
Execute         syn_report -csynth -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model load_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.adb 
Execute         gen_tb_info load_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_node_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_19s_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 800.154 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_node_embedding 
Execute         gen_rtl compute_node_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_node_embedding 
Execute         syn_report -csynth -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/compute_node_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/compute_node_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_node_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model compute_node_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.adb 
Execute         gen_tb_info compute_node_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_edge_embedding -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 802.197 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_edge_embedding 
Execute         gen_rtl compute_edge_embedding -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_edge_embedding 
Execute         syn_report -csynth -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/compute_edge_embedding_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/compute_edge_embedding_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_edge_embedding -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model compute_edge_embedding -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.adb 
Execute         gen_tb_info compute_edge_embedding -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model message_passing -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_19s_10ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_20s_10ns_9ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 804.275 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl message_passing -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_message_passing 
Execute         gen_rtl message_passing -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_message_passing 
Execute         syn_report -csynth -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/message_passing_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/message_passing_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model message_passing -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model message_passing -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.adb 
Execute         gen_tb_info message_passing -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weights_one_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_10ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_19ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 806.498 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         gen_rtl load_mlp_weights_one_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer 
Execute         syn_report -csynth -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_mlp_weights_one_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_mlp_weights_one_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model load_mlp_weights_one_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.adb 
Execute         gen_tb_info load_mlp_weights_one_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_batch_nodes_300_600_entry142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_batch_nodes<300, 600>.entry142 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_batch_nodes_300_600_entry142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 808.583 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_batch_nodes<300, 600>.entry142 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_batch_nodes_300_600_entry142 
Execute         gen_rtl MLP_batch_nodes<300, 600>.entry142 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_batch_nodes_300_600_entry142 
Execute         syn_report -csynth -model MLP_batch_nodes<300, 600>.entry142 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_300_600_entry142_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_batch_nodes<300, 600>.entry142 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_300_600_entry142_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_batch_nodes<300, 600>.entry142 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_batch_nodes<300, 600>.entry142 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.adb 
Execute         gen_tb_info MLP_batch_nodes<300, 600>.entry142 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weight_vector_300_600_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weight_vector<300, 600> -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_10ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weight_vector_300_600_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 809.026 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weight_vector<300, 600> -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weight_vector_300_600_s 
Execute         gen_rtl load_mlp_weight_vector<300, 600> -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weight_vector_300_600_s 
Execute         syn_report -csynth -model load_mlp_weight_vector<300, 600> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_mlp_weight_vector_300_600_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_mlp_weight_vector<300, 600> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_mlp_weight_vector_300_600_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_mlp_weight_vector<300, 600> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model load_mlp_weight_vector<300, 600> -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.adb 
Execute         gen_tb_info load_mlp_weight_vector<300, 600> -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_batch_nodes_300_600_Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_batch_nodes<300, 600>_Block_.split13_proc -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_batch_nodes_300_600_Block_split13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 809.657 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_batch_nodes<300, 600>_Block_.split13_proc -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_batch_nodes_300_600_Block_split13_proc 
Execute         gen_rtl MLP_batch_nodes<300, 600>_Block_.split13_proc -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_batch_nodes_300_600_Block_split13_proc 
Execute         syn_report -csynth -model MLP_batch_nodes<300, 600>_Block_.split13_proc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_300_600_Block_split13_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_batch_nodes<300, 600>_Block_.split13_proc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_300_600_Block_split13_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_batch_nodes<300, 600>_Block_.split13_proc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_batch_nodes<300, 600>_Block_.split13_proc -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.adb 
Execute         gen_tb_info MLP_batch_nodes<300, 600>_Block_.split13_proc -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>42 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 810.213 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>42 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_42 
Execute         gen_rtl MLP_PE<300, 600>42 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_42 
Execute         syn_report -csynth -model MLP_PE<300, 600>42 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_42_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>42 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_42_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>42 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>42 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.adb 
Execute         gen_tb_info MLP_PE<300, 600>42 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>43 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 811.266 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>43 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_43 
Execute         gen_rtl MLP_PE<300, 600>43 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_43 
Execute         syn_report -csynth -model MLP_PE<300, 600>43 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_43_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>43 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_43_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>43 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>43 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.adb 
Execute         gen_tb_info MLP_PE<300, 600>43 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>44 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 812.320 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>44 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_44 
Execute         gen_rtl MLP_PE<300, 600>44 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_44 
Execute         syn_report -csynth -model MLP_PE<300, 600>44 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_44_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>44 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_44_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>44 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>44 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.adb 
Execute         gen_tb_info MLP_PE<300, 600>44 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>45 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 813.330 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>45 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_45 
Execute         gen_rtl MLP_PE<300, 600>45 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_45 
Execute         syn_report -csynth -model MLP_PE<300, 600>45 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_45_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>45 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_45_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>45 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>45 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.adb 
Execute         gen_tb_info MLP_PE<300, 600>45 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>46 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 814.385 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>46 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_46 
Execute         gen_rtl MLP_PE<300, 600>46 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_46 
Execute         syn_report -csynth -model MLP_PE<300, 600>46 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_46_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>46 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_46_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>46 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>46 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.adb 
Execute         gen_tb_info MLP_PE<300, 600>46 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>47 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 815.487 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>47 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_47 
Execute         gen_rtl MLP_PE<300, 600>47 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_47 
Execute         syn_report -csynth -model MLP_PE<300, 600>47 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_47_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>47 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_47_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>47 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>47 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.adb 
Execute         gen_tb_info MLP_PE<300, 600>47 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>48 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 816.510 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>48 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_48 
Execute         gen_rtl MLP_PE<300, 600>48 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_48 
Execute         syn_report -csynth -model MLP_PE<300, 600>48 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_48_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>48 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_48_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>48 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>48 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.adb 
Execute         gen_tb_info MLP_PE<300, 600>48 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>49 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 817.565 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>49 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_49 
Execute         gen_rtl MLP_PE<300, 600>49 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_49 
Execute         syn_report -csynth -model MLP_PE<300, 600>49 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_49_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>49 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_49_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>49 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>49 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.adb 
Execute         gen_tb_info MLP_PE<300, 600>49 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>50 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 818.603 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>50 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_50 
Execute         gen_rtl MLP_PE<300, 600>50 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_50 
Execute         syn_report -csynth -model MLP_PE<300, 600>50 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_50_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>50 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_50_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>50 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>50 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.adb 
Execute         gen_tb_info MLP_PE<300, 600>50 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>51 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 819.627 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>51 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_51 
Execute         gen_rtl MLP_PE<300, 600>51 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_51 
Execute         syn_report -csynth -model MLP_PE<300, 600>51 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_51_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>51 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_51_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>51 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>51 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.adb 
Execute         gen_tb_info MLP_PE<300, 600>51 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>52 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 820.696 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>52 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_52 
Execute         gen_rtl MLP_PE<300, 600>52 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_52 
Execute         syn_report -csynth -model MLP_PE<300, 600>52 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_52_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>52 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_52_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>52 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>52 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.adb 
Execute         gen_tb_info MLP_PE<300, 600>52 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>53 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 821.749 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>53 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_53 
Execute         gen_rtl MLP_PE<300, 600>53 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_53 
Execute         syn_report -csynth -model MLP_PE<300, 600>53 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_53_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>53 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_53_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>53 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>53 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.adb 
Execute         gen_tb_info MLP_PE<300, 600>53 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>54 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 822.789 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>54 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_54 
Execute         gen_rtl MLP_PE<300, 600>54 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_54 
Execute         syn_report -csynth -model MLP_PE<300, 600>54 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_54_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>54 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_54_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>54 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>54 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.adb 
Execute         gen_tb_info MLP_PE<300, 600>54 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>55 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 823.828 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>55 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_55 
Execute         gen_rtl MLP_PE<300, 600>55 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_55 
Execute         syn_report -csynth -model MLP_PE<300, 600>55 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_55_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>55 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_55_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>55 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>55 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.adb 
Execute         gen_tb_info MLP_PE<300, 600>55 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>56 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 824.902 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>56 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_56 
Execute         gen_rtl MLP_PE<300, 600>56 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_56 
Execute         syn_report -csynth -model MLP_PE<300, 600>56 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_56_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>56 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_56_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>56 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>56 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.adb 
Execute         gen_tb_info MLP_PE<300, 600>56 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_300_600_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<300, 600>57 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_300_600_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 825.916 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<300, 600>57 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_300_600_57 
Execute         gen_rtl MLP_PE<300, 600>57 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_300_600_57 
Execute         syn_report -csynth -model MLP_PE<300, 600>57 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_57_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<300, 600>57 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_300_600_57_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<300, 600>57 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<300, 600>57 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.adb 
Execute         gen_tb_info MLP_PE<300, 600>57 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_batch_nodes_300_600_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_batch_nodes<300, 600> -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_batch_nodes_300_600_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 829.881 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_batch_nodes<300, 600> -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_batch_nodes_300_600_s 
Execute         gen_rtl MLP_batch_nodes<300, 600> -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_batch_nodes_300_600_s 
Execute         syn_report -csynth -model MLP_batch_nodes<300, 600> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_300_600_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model MLP_batch_nodes<300, 600> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_300_600_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model MLP_batch_nodes<300, 600> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         db_write -model MLP_batch_nodes<300, 600> -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info MLP_batch_nodes<300, 600> -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_batch_nodes_600_300_entry162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_batch_nodes<600, 300>.entry162 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_batch_nodes_600_300_entry162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 832.726 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_batch_nodes<600, 300>.entry162 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_batch_nodes_600_300_entry162 
Execute         gen_rtl MLP_batch_nodes<600, 300>.entry162 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_batch_nodes_600_300_entry162 
Execute         syn_report -csynth -model MLP_batch_nodes<600, 300>.entry162 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_600_300_entry162_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_batch_nodes<600, 300>.entry162 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_600_300_entry162_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_batch_nodes<600, 300>.entry162 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_batch_nodes<600, 300>.entry162 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.adb 
Execute         gen_tb_info MLP_batch_nodes<600, 300>.entry162 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weight_vector_600_300_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model load_mlp_weight_vector<600, 300> -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_11ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weight_vector_600_300_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 833.252 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mlp_weight_vector<600, 300> -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_load_mlp_weight_vector_600_300_s 
Execute         gen_rtl load_mlp_weight_vector<600, 300> -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_load_mlp_weight_vector_600_300_s 
Execute         syn_report -csynth -model load_mlp_weight_vector<600, 300> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_mlp_weight_vector_600_300_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model load_mlp_weight_vector<600, 300> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/load_mlp_weight_vector_600_300_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model load_mlp_weight_vector<600, 300> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model load_mlp_weight_vector<600, 300> -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.adb 
Execute         gen_tb_info load_mlp_weight_vector<600, 300> -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_batch_nodes_600_300_Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_batch_nodes<600, 300>_Block_.split13_proc -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_batch_nodes_600_300_Block_split13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 833.842 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_batch_nodes<600, 300>_Block_.split13_proc -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_batch_nodes_600_300_Block_split13_proc 
Execute         gen_rtl MLP_batch_nodes<600, 300>_Block_.split13_proc -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_batch_nodes_600_300_Block_split13_proc 
Execute         syn_report -csynth -model MLP_batch_nodes<600, 300>_Block_.split13_proc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_600_300_Block_split13_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_batch_nodes<600, 300>_Block_.split13_proc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_600_300_Block_split13_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_batch_nodes<600, 300>_Block_.split13_proc -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_batch_nodes<600, 300>_Block_.split13_proc -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.adb 
Execute         gen_tb_info MLP_batch_nodes<600, 300>_Block_.split13_proc -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>58 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 834.499 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>58 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_58 
Execute         gen_rtl MLP_PE<600, 300>58 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_58 
Execute         syn_report -csynth -model MLP_PE<600, 300>58 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_58_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>58 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_58_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>58 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>58 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.adb 
Execute         gen_tb_info MLP_PE<600, 300>58 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>59 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 835.607 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>59 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_59 
Execute         gen_rtl MLP_PE<600, 300>59 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_59 
Execute         syn_report -csynth -model MLP_PE<600, 300>59 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_59_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>59 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_59_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>59 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>59 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.adb 
Execute         gen_tb_info MLP_PE<600, 300>59 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>60 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 836.794 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>60 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_60 
Execute         gen_rtl MLP_PE<600, 300>60 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_60 
Execute         syn_report -csynth -model MLP_PE<600, 300>60 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_60_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>60 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_60_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>60 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>60 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.adb 
Execute         gen_tb_info MLP_PE<600, 300>60 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>61 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 837.949 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>61 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_61 
Execute         gen_rtl MLP_PE<600, 300>61 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_61 
Execute         syn_report -csynth -model MLP_PE<600, 300>61 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_61_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>61 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_61_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>61 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>61 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.adb 
Execute         gen_tb_info MLP_PE<600, 300>61 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>62 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 839.075 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>62 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_62 
Execute         gen_rtl MLP_PE<600, 300>62 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_62 
Execute         syn_report -csynth -model MLP_PE<600, 300>62 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_62_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>62 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_62_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>62 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>62 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.adb 
Execute         gen_tb_info MLP_PE<600, 300>62 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>63 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 840.216 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>63 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_63 
Execute         gen_rtl MLP_PE<600, 300>63 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_63 
Execute         syn_report -csynth -model MLP_PE<600, 300>63 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_63_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>63 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_63_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>63 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>63 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.adb 
Execute         gen_tb_info MLP_PE<600, 300>63 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>64 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 841.327 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>64 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_64 
Execute         gen_rtl MLP_PE<600, 300>64 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_64 
Execute         syn_report -csynth -model MLP_PE<600, 300>64 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_64_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>64 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_64_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>64 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>64 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.adb 
Execute         gen_tb_info MLP_PE<600, 300>64 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>65 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 842.491 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>65 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_65 
Execute         gen_rtl MLP_PE<600, 300>65 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_65 
Execute         syn_report -csynth -model MLP_PE<600, 300>65 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_65_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>65 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_65_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>65 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>65 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.adb 
Execute         gen_tb_info MLP_PE<600, 300>65 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>66 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 843.674 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>66 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_66 
Execute         gen_rtl MLP_PE<600, 300>66 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_66 
Execute         syn_report -csynth -model MLP_PE<600, 300>66 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_66_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>66 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_66_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>66 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>66 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.adb 
Execute         gen_tb_info MLP_PE<600, 300>66 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>67 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 844.799 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>67 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_67 
Execute         gen_rtl MLP_PE<600, 300>67 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_67 
Execute         syn_report -csynth -model MLP_PE<600, 300>67 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_67_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>67 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_67_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>67 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>67 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.adb 
Execute         gen_tb_info MLP_PE<600, 300>67 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>68 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 845.968 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>68 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_68 
Execute         gen_rtl MLP_PE<600, 300>68 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_68 
Execute         syn_report -csynth -model MLP_PE<600, 300>68 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_68_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>68 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_68_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>68 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>68 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.adb 
Execute         gen_tb_info MLP_PE<600, 300>68 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>69 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 847.093 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>69 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_69 
Execute         gen_rtl MLP_PE<600, 300>69 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_69 
Execute         syn_report -csynth -model MLP_PE<600, 300>69 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_69_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>69 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_69_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>69 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>69 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.adb 
Execute         gen_tb_info MLP_PE<600, 300>69 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>70 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 848.232 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>70 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_70 
Execute         gen_rtl MLP_PE<600, 300>70 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_70 
Execute         syn_report -csynth -model MLP_PE<600, 300>70 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_70_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>70 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_70_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>70 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>70 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.adb 
Execute         gen_tb_info MLP_PE<600, 300>70 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>71 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 849.418 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>71 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_71 
Execute         gen_rtl MLP_PE<600, 300>71 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_71 
Execute         syn_report -csynth -model MLP_PE<600, 300>71 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_71_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>71 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_71_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>71 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>71 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.adb 
Execute         gen_tb_info MLP_PE<600, 300>71 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>72 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 850.542 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>72 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_72 
Execute         gen_rtl MLP_PE<600, 300>72 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_72 
Execute         syn_report -csynth -model MLP_PE<600, 300>72 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_72_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>72 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_72_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>72 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model MLP_PE<600, 300>72 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.adb 
Execute         gen_tb_info MLP_PE<600, 300>72 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_PE_600_300_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_PE<600, 300>73 -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_PE_600_300_73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 851.647 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_PE<600, 300>73 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_PE_600_300_73 
Execute         gen_rtl MLP_PE<600, 300>73 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_PE_600_300_73 
Execute         syn_report -csynth -model MLP_PE<600, 300>73 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_73_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MLP_PE<600, 300>73 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_PE_600_300_73_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MLP_PE<600, 300>73 -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MLP_PE<600, 300>73 -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.adb 
Execute         gen_tb_info MLP_PE<600, 300>73 -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_batch_nodes_600_300_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP_batch_nodes<600, 300> -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_batch_nodes_600_300_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 856.154 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP_batch_nodes<600, 300> -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP_batch_nodes_600_300_s 
Execute         gen_rtl MLP_batch_nodes<600, 300> -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP_batch_nodes_600_300_s 
Execute         syn_report -csynth -model MLP_batch_nodes<600, 300> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_600_300_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model MLP_batch_nodes<600, 300> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_batch_nodes_600_300_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model MLP_batch_nodes<600, 300> -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.56 sec.
Execute         db_write -model MLP_batch_nodes<600, 300> -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info MLP_batch_nodes<600, 300> -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MLP -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_10ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 863.751 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl MLP -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_MLP 
Execute         gen_rtl MLP -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_MLP 
Execute         syn_report -csynth -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         syn_report -rtlxml -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/MLP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         syn_report -verbosereport -model MLP -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.57 sec.
Execute         db_write -model MLP -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info MLP -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_CONV_layer -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.07 seconds; current allocated memory: 869.080 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_compute_CONV_layer 
Execute         gen_rtl compute_CONV_layer -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_compute_CONV_layer 
Execute         syn_report -csynth -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/compute_CONV_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/compute_CONV_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_CONV_layer -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.62 sec.
Execute         db_write -model compute_CONV_layer -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.adb 
Execute         gen_tb_info compute_CONV_layer -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_mean_pooling -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.03 seconds; current allocated memory: 870.279 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_mean_pooling 
Execute         gen_rtl global_mean_pooling -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_mean_pooling 
Execute         syn_report -csynth -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/global_mean_pooling_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/global_mean_pooling_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_mean_pooling -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model global_mean_pooling -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.adb 
Execute         gen_tb_info global_mean_pooling -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model global_graph_prediction -top_prefix GIN_compute_one_graph_ -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 871.497 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph_global_graph_prediction 
Execute         gen_rtl global_graph_prediction -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph_global_graph_prediction 
Execute         syn_report -csynth -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/global_graph_prediction_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/global_graph_prediction_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model global_graph_prediction -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model global_graph_prediction -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.adb 
Execute         gen_tb_info global_graph_prediction -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GIN_compute_one_graph -top_prefix  -sub_prefix GIN_compute_one_graph_ -mg_file /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_10ns_9ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_10ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
Command         create_rtl_model done; 0.91 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 875.070 MB.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/vhdl/GIN_compute_one_graph 
Command         gen_rtl done; 0.22 sec.
Execute         gen_rtl GIN_compute_one_graph -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/verilog/GIN_compute_one_graph 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/GIN_compute_one_graph_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.09 sec.
Execute         db_write -model GIN_compute_one_graph -f -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info GIN_compute_one_graph -p /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         syn_report -designview -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml 
Command         syn_report done; 2.53 sec.
Execute         syn_report -csynthDesign -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model GIN_compute_one_graph -o /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain GIN_compute_one_graph 
INFO-FLOW: Model list for RTL component generation: load_graph compute_node_embedding compute_edge_embedding message_passing load_mlp_weights_one_layer {MLP_batch_nodes<300, 600>.entry142} {load_mlp_weight_vector<300, 600>} {MLP_batch_nodes<300, 600>_Block_.split13_proc} {MLP_PE<300, 600>42} {MLP_PE<300, 600>43} {MLP_PE<300, 600>44} {MLP_PE<300, 600>45} {MLP_PE<300, 600>46} {MLP_PE<300, 600>47} {MLP_PE<300, 600>48} {MLP_PE<300, 600>49} {MLP_PE<300, 600>50} {MLP_PE<300, 600>51} {MLP_PE<300, 600>52} {MLP_PE<300, 600>53} {MLP_PE<300, 600>54} {MLP_PE<300, 600>55} {MLP_PE<300, 600>56} {MLP_PE<300, 600>57} {MLP_batch_nodes<300, 600>} {MLP_batch_nodes<600, 300>.entry162} {load_mlp_weight_vector<600, 300>} {MLP_batch_nodes<600, 300>_Block_.split13_proc} {MLP_PE<600, 300>58} {MLP_PE<600, 300>59} {MLP_PE<600, 300>60} {MLP_PE<600, 300>61} {MLP_PE<600, 300>62} {MLP_PE<600, 300>63} {MLP_PE<600, 300>64} {MLP_PE<600, 300>65} {MLP_PE<600, 300>66} {MLP_PE<600, 300>67} {MLP_PE<600, 300>68} {MLP_PE<600, 300>69} {MLP_PE<600, 300>70} {MLP_PE<600, 300>71} {MLP_PE<600, 300>72} {MLP_PE<600, 300>73} {MLP_batch_nodes<600, 300>} MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: Handling components in module [load_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
INFO-FLOW: Handling components in module [compute_node_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_8ns_10ns_16_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_mul_19s_10ns_19_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_mul_19s_10ns_19_4_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: Handling components in module [compute_edge_embedding] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_5ns_7_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_7ns_10ns_15_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_mul_20s_10ns_20_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_mul_20s_10ns_20_4_1
INFO-FLOW: Found component GIN_compute_one_graph_compute_edge_embedding_ed_feature_table_1.
INFO-FLOW: Append model GIN_compute_one_graph_compute_edge_embedding_ed_feature_table_1
INFO-FLOW: Handling components in module [message_passing] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32ns_10ns_41_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32ns_10ns_41_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_20s_10ns_9ns_20_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_20s_10ns_9ns_20_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_19s_10ns_9ns_19_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_19s_10ns_9ns_19_4_1
INFO-FLOW: Handling components in module [load_mlp_weights_one_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_11ns_13_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_11ns_13_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_19ns_21_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_19ns_21_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mul_3ns_10ns_12_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_3ns_10ns_12_1_1
INFO-FLOW: Handling components in module [MLP_batch_nodes_300_600_entry142] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.compgen.tcl 
INFO-FLOW: Handling components in module [load_mlp_weight_vector_300_600_s] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_mul_10ns_10ns_18_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_mul_10ns_10ns_18_4_1
INFO-FLOW: Handling components in module [MLP_batch_nodes_300_600_Block_split13_proc] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_42] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: Handling components in module [MLP_PE_300_600_43] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_44] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_45] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_46] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_47] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_48] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_49] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_50] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_51] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_52] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_53] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_54] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_55] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_56] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_300_600_57] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_batch_nodes_300_600_s] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w10_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: Handling components in module [MLP_batch_nodes_600_300_entry162] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.compgen.tcl 
INFO-FLOW: Handling components in module [load_mlp_weight_vector_600_300_s] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_mul_9ns_11ns_18_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_mul_9ns_11ns_18_4_1
INFO-FLOW: Handling components in module [MLP_batch_nodes_600_300_Block_split13_proc] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_58] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_32s_31ns_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: Handling components in module [MLP_PE_600_300_59] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_60] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_61] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_62] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_63] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_64] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_65] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_66] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_67] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_68] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_69] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_70] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_71] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_72] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_PE_600_300_73] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.compgen.tcl 
INFO-FLOW: Handling components in module [MLP_batch_nodes_600_300_s] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d3_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d3_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w32_d2_S_x.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w9_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: Found component GIN_compute_one_graph_fifo_w1_d2_S.
INFO-FLOW: Append model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: Handling components in module [MLP] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mul_33s_32s_54_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mux_164_32_1_1.
INFO-FLOW: Append model GIN_compute_one_graph_mux_164_32_1_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_10ns_10ns_9ns_19_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_10ns_10ns_9ns_19_4_1
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_buf_1_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_buf_1_V_0
INFO-FLOW: Found component GIN_compute_one_graph_MLP_mlp_buf_2_V_0.
INFO-FLOW: Append model GIN_compute_one_graph_MLP_mlp_buf_2_V_0
INFO-FLOW: Handling components in module [compute_CONV_layer] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_message_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V
INFO-FLOW: Found component GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V.
INFO-FLOW: Append model GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V
INFO-FLOW: Handling components in module [global_mean_pooling] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1
INFO-FLOW: Handling components in module [global_graph_prediction] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
INFO-FLOW: Handling components in module [GIN_compute_one_graph] ... 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1.
INFO-FLOW: Append model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: Found component GIN_compute_one_graph_mlp_eps_V.
INFO-FLOW: Append model GIN_compute_one_graph_mlp_eps_V
INFO-FLOW: Found component GIN_compute_one_graph_graph_pred_weights_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_edge_embedding_table_V.
INFO-FLOW: Append model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: Found component GIN_compute_one_graph_node_feature.
INFO-FLOW: Append model GIN_compute_one_graph_node_feature
INFO-FLOW: Found component GIN_compute_one_graph_edge_attr.
INFO-FLOW: Append model GIN_compute_one_graph_edge_attr
INFO-FLOW: Found component GIN_compute_one_graph_edge_list.
INFO-FLOW: Append model GIN_compute_one_graph_edge_list
INFO-FLOW: Found component GIN_compute_one_graph_node_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_graph_embedding_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: Found component GIN_compute_one_graph_graph_pred_bias_V.
INFO-FLOW: Append model GIN_compute_one_graph_graph_pred_bias_V
INFO-FLOW: Found component GIN_compute_one_graph_control_s_axi.
INFO-FLOW: Append model GIN_compute_one_graph_control_s_axi
INFO-FLOW: Found component GIN_compute_one_graph_mem_m_axi.
INFO-FLOW: Append model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: Append model load_graph
INFO-FLOW: Append model compute_node_embedding
INFO-FLOW: Append model compute_edge_embedding
INFO-FLOW: Append model message_passing
INFO-FLOW: Append model load_mlp_weights_one_layer
INFO-FLOW: Append model MLP_batch_nodes_300_600_entry142
INFO-FLOW: Append model load_mlp_weight_vector_300_600_s
INFO-FLOW: Append model MLP_batch_nodes_300_600_Block_split13_proc
INFO-FLOW: Append model MLP_PE_300_600_42
INFO-FLOW: Append model MLP_PE_300_600_43
INFO-FLOW: Append model MLP_PE_300_600_44
INFO-FLOW: Append model MLP_PE_300_600_45
INFO-FLOW: Append model MLP_PE_300_600_46
INFO-FLOW: Append model MLP_PE_300_600_47
INFO-FLOW: Append model MLP_PE_300_600_48
INFO-FLOW: Append model MLP_PE_300_600_49
INFO-FLOW: Append model MLP_PE_300_600_50
INFO-FLOW: Append model MLP_PE_300_600_51
INFO-FLOW: Append model MLP_PE_300_600_52
INFO-FLOW: Append model MLP_PE_300_600_53
INFO-FLOW: Append model MLP_PE_300_600_54
INFO-FLOW: Append model MLP_PE_300_600_55
INFO-FLOW: Append model MLP_PE_300_600_56
INFO-FLOW: Append model MLP_PE_300_600_57
INFO-FLOW: Append model MLP_batch_nodes_300_600_s
INFO-FLOW: Append model MLP_batch_nodes_600_300_entry162
INFO-FLOW: Append model load_mlp_weight_vector_600_300_s
INFO-FLOW: Append model MLP_batch_nodes_600_300_Block_split13_proc
INFO-FLOW: Append model MLP_PE_600_300_58
INFO-FLOW: Append model MLP_PE_600_300_59
INFO-FLOW: Append model MLP_PE_600_300_60
INFO-FLOW: Append model MLP_PE_600_300_61
INFO-FLOW: Append model MLP_PE_600_300_62
INFO-FLOW: Append model MLP_PE_600_300_63
INFO-FLOW: Append model MLP_PE_600_300_64
INFO-FLOW: Append model MLP_PE_600_300_65
INFO-FLOW: Append model MLP_PE_600_300_66
INFO-FLOW: Append model MLP_PE_600_300_67
INFO-FLOW: Append model MLP_PE_600_300_68
INFO-FLOW: Append model MLP_PE_600_300_69
INFO-FLOW: Append model MLP_PE_600_300_70
INFO-FLOW: Append model MLP_PE_600_300_71
INFO-FLOW: Append model MLP_PE_600_300_72
INFO-FLOW: Append model MLP_PE_600_300_73
INFO-FLOW: Append model MLP_batch_nodes_600_300_s
INFO-FLOW: Append model MLP
INFO-FLOW: Append model compute_CONV_layer
INFO-FLOW: Append model global_mean_pooling
INFO-FLOW: Append model global_graph_prediction
INFO-FLOW: Append model GIN_compute_one_graph
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GIN_compute_one_graph_mul_8ns_10ns_16_1_1 GIN_compute_one_graph_mul_mul_19s_10ns_19_4_1 GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1 GIN_compute_one_graph_mul_3ns_5ns_7_1_1 GIN_compute_one_graph_mul_7ns_10ns_15_1_1 GIN_compute_one_graph_mul_mul_20s_10ns_20_4_1 GIN_compute_one_graph_compute_edge_embedding_ed_feature_table_1 GIN_compute_one_graph_mul_32ns_10ns_41_1_1 GIN_compute_one_graph_mac_muladd_20s_10ns_9ns_20_4_1 GIN_compute_one_graph_mac_muladd_19s_10ns_9ns_19_4_1 GIN_compute_one_graph_mul_3ns_11ns_13_1_1 GIN_compute_one_graph_mul_3ns_19ns_21_1_1 GIN_compute_one_graph_mul_3ns_10ns_12_1_1 GIN_compute_one_graph_mul_mul_10ns_10ns_18_4_1 GIN_compute_one_graph_mul_32s_32s_54_1_1 GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w32_d2_S GIN_compute_one_graph_fifo_w10_d2_S GIN_compute_one_graph_mul_mul_9ns_11ns_18_4_1 GIN_compute_one_graph_mul_32s_31ns_54_1_1 GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d3_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w32_d2_S_x GIN_compute_one_graph_fifo_w9_d2_S GIN_compute_one_graph_fifo_w1_d2_S GIN_compute_one_graph_mul_33s_32s_54_1_1 GIN_compute_one_graph_mux_164_32_1_1 GIN_compute_one_graph_mac_muladd_10ns_10ns_9ns_19_4_1 GIN_compute_one_graph_MLP_mlp_buf_1_V_0 GIN_compute_one_graph_MLP_mlp_buf_2_V_0 GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V GIN_compute_one_graph_compute_CONV_layer_message_V GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1 GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1 GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1 GIN_compute_one_graph_mlp_eps_V GIN_compute_one_graph_graph_pred_weights_V GIN_compute_one_graph_node_embedding_table_V GIN_compute_one_graph_edge_embedding_table_V GIN_compute_one_graph_node_feature GIN_compute_one_graph_edge_attr GIN_compute_one_graph_edge_list GIN_compute_one_graph_node_embedding_V GIN_compute_one_graph_graph_embedding_V GIN_compute_one_graph_graph_pred_bias_V GIN_compute_one_graph_control_s_axi GIN_compute_one_graph_mem_m_axi load_graph compute_node_embedding compute_edge_embedding message_passing load_mlp_weights_one_layer MLP_batch_nodes_300_600_entry142 load_mlp_weight_vector_300_600_s MLP_batch_nodes_300_600_Block_split13_proc MLP_PE_300_600_42 MLP_PE_300_600_43 MLP_PE_300_600_44 MLP_PE_300_600_45 MLP_PE_300_600_46 MLP_PE_300_600_47 MLP_PE_300_600_48 MLP_PE_300_600_49 MLP_PE_300_600_50 MLP_PE_300_600_51 MLP_PE_300_600_52 MLP_PE_300_600_53 MLP_PE_300_600_54 MLP_PE_300_600_55 MLP_PE_300_600_56 MLP_PE_300_600_57 MLP_batch_nodes_300_600_s MLP_batch_nodes_600_300_entry162 load_mlp_weight_vector_600_300_s MLP_batch_nodes_600_300_Block_split13_proc MLP_PE_600_300_58 MLP_PE_600_300_59 MLP_PE_600_300_60 MLP_PE_600_300_61 MLP_PE_600_300_62 MLP_PE_600_300_63 MLP_PE_600_300_64 MLP_PE_600_300_65 MLP_PE_600_300_66 MLP_PE_600_300_67 MLP_PE_600_300_68 MLP_PE_600_300_69 MLP_PE_600_300_70 MLP_PE_600_300_71 MLP_PE_600_300_72 MLP_PE_600_300_73 MLP_batch_nodes_600_300_s MLP compute_CONV_layer global_mean_pooling global_graph_prediction GIN_compute_one_graph
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_mul_19s_10ns_19_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_7ns_10ns_15_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_mul_20s_10ns_20_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_edge_embedding_ed_feature_table_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32ns_10ns_41_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_20s_10ns_9ns_20_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_19s_10ns_9ns_19_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_11ns_13_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_19ns_21_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_3ns_10ns_12_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_mul_10ns_10ns_18_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w10_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_mul_9ns_11ns_18_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d3_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w32_d2_S_x
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w9_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_fifo_w1_d2_S
INFO-FLOW: To file: write model GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mux_164_32_1_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_10ns_10ns_9ns_19_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_buf_1_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_MLP_mlp_buf_2_V_0
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_message_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V
INFO-FLOW: To file: write model GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V
INFO-FLOW: To file: write model GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mac_muladd_7ns_10ns_9ns_15_4_1
INFO-FLOW: To file: write model GIN_compute_one_graph_mlp_eps_V
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_pred_weights_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_embedding_table_V
INFO-FLOW: To file: write model GIN_compute_one_graph_node_feature
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_attr
INFO-FLOW: To file: write model GIN_compute_one_graph_edge_list
INFO-FLOW: To file: write model GIN_compute_one_graph_node_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_embedding_V
INFO-FLOW: To file: write model GIN_compute_one_graph_graph_pred_bias_V
INFO-FLOW: To file: write model GIN_compute_one_graph_control_s_axi
INFO-FLOW: To file: write model GIN_compute_one_graph_mem_m_axi
INFO-FLOW: To file: write model load_graph
INFO-FLOW: To file: write model compute_node_embedding
INFO-FLOW: To file: write model compute_edge_embedding
INFO-FLOW: To file: write model message_passing
INFO-FLOW: To file: write model load_mlp_weights_one_layer
INFO-FLOW: To file: write model MLP_batch_nodes_300_600_entry142
INFO-FLOW: To file: write model load_mlp_weight_vector_300_600_s
INFO-FLOW: To file: write model MLP_batch_nodes_300_600_Block_split13_proc
INFO-FLOW: To file: write model MLP_PE_300_600_42
INFO-FLOW: To file: write model MLP_PE_300_600_43
INFO-FLOW: To file: write model MLP_PE_300_600_44
INFO-FLOW: To file: write model MLP_PE_300_600_45
INFO-FLOW: To file: write model MLP_PE_300_600_46
INFO-FLOW: To file: write model MLP_PE_300_600_47
INFO-FLOW: To file: write model MLP_PE_300_600_48
INFO-FLOW: To file: write model MLP_PE_300_600_49
INFO-FLOW: To file: write model MLP_PE_300_600_50
INFO-FLOW: To file: write model MLP_PE_300_600_51
INFO-FLOW: To file: write model MLP_PE_300_600_52
INFO-FLOW: To file: write model MLP_PE_300_600_53
INFO-FLOW: To file: write model MLP_PE_300_600_54
INFO-FLOW: To file: write model MLP_PE_300_600_55
INFO-FLOW: To file: write model MLP_PE_300_600_56
INFO-FLOW: To file: write model MLP_PE_300_600_57
INFO-FLOW: To file: write model MLP_batch_nodes_300_600_s
INFO-FLOW: To file: write model MLP_batch_nodes_600_300_entry162
INFO-FLOW: To file: write model load_mlp_weight_vector_600_300_s
INFO-FLOW: To file: write model MLP_batch_nodes_600_300_Block_split13_proc
INFO-FLOW: To file: write model MLP_PE_600_300_58
INFO-FLOW: To file: write model MLP_PE_600_300_59
INFO-FLOW: To file: write model MLP_PE_600_300_60
INFO-FLOW: To file: write model MLP_PE_600_300_61
INFO-FLOW: To file: write model MLP_PE_600_300_62
INFO-FLOW: To file: write model MLP_PE_600_300_63
INFO-FLOW: To file: write model MLP_PE_600_300_64
INFO-FLOW: To file: write model MLP_PE_600_300_65
INFO-FLOW: To file: write model MLP_PE_600_300_66
INFO-FLOW: To file: write model MLP_PE_600_300_67
INFO-FLOW: To file: write model MLP_PE_600_300_68
INFO-FLOW: To file: write model MLP_PE_600_300_69
INFO-FLOW: To file: write model MLP_PE_600_300_70
INFO-FLOW: To file: write model MLP_PE_600_300_71
INFO-FLOW: To file: write model MLP_PE_600_300_72
INFO-FLOW: To file: write model MLP_PE_600_300_73
INFO-FLOW: To file: write model MLP_batch_nodes_600_300_s
INFO-FLOW: To file: write model MLP
INFO-FLOW: To file: write model compute_CONV_layer
INFO-FLOW: To file: write model global_mean_pooling
INFO-FLOW: To file: write model global_graph_prediction
INFO-FLOW: To file: write model GIN_compute_one_graph
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): GIN_compute_one_graph
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_0'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_1'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_7ns_10ns_15_1_1_Multiplier_2'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_edge_embedding_ed_feature_table_1_rom' using auto ROMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32ns_10ns_41_1_1_Multiplier_3'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Command         ap_source done; 0.18 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_11ns_13_1_1_Multiplier_4'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_19ns_21_1_1_Multiplier_5'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_10ns_12_1_1_Multiplier_6'
Command         ap_source done; 0.25 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_7'
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c38_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_0_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c39_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_1_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c40_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c41_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_2_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c42_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c43_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_3_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c44_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c45_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_4_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c46_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c47_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_5_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c48_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c49_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_6_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c50_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c51_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_7_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c52_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c53_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_8_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c54_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c55_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_9_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c56_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c57_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_10_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c58_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c59_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_11_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c60_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c61_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_12_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c62_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c63_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_13_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c64_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c65_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_14_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c66_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c67_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_15_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_1_bias_V_load_loc_c68_U(GIN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c69_U(GIN_compute_one_graph_fifo_w10_d2_S)' using Shift Registers.
Command         ap_source done; 2.91 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_31ns_54_1_1_Multiplier_8'
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c38_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c_U(GIN_compute_one_graph_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_0_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c39_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_1_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c40_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c41_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c42_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_2_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c43_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c44_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c45_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_3_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c46_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c47_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c48_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_4_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c49_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c50_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c51_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_5_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c52_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c53_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c54_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_6_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c55_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c56_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c57_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_7_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c58_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c59_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c60_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_8_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c61_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c62_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c63_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_9_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c64_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c65_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c66_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_10_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c67_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c68_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c69_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_11_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c70_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c71_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c72_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_12_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c73_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c74_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c75_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_13_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c76_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c77_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c78_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_14_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c79_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c80_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c81_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_weight_fifo_15_V_V_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mlp_2_bias_V_load_loc_c82_U(GIN_compute_one_graph_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c83_U(GIN_compute_one_graph_fifo_w9_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'do_relu_c84_U(GIN_compute_one_graph_fifo_w1_d2_S)' using Shift Registers.
Command         ap_source done; 4.22 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_9'
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_buf_1_V_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_buf_2_V_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.99 sec.
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_div'
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_eps_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 1.28 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GIN_compute_one_graph xml_exists=0
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.compgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=208 #gSsdmPorts=0
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_node_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_edge_embedding.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/message_passing.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weights_one_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_entry142.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_300_600_s.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_Block_split13_proc.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_42.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_43.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_44.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_45.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_46.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_47.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_48.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_49.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_50.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_51.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_52.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_53.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_54.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_55.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_56.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_300_600_57.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_300_600_s.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_entry162.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/load_mlp_weight_vector_600_300_s.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_Block_split13_proc.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_58.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_59.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_60.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_61.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_62.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_63.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_64.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_65.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_66.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_67.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_68.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_69.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_70.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_71.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_72.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_PE_600_300_73.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP_batch_nodes_600_300_s.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/MLP.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/compute_CONV_layer.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_mean_pooling.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global_graph_prediction.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.tbgen.tcl 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.constraint.tcl 
Execute         sc_get_clocks GIN_compute_one_graph 
Execute         source /nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 18.32 seconds. CPU system time: 1.44 seconds. Elapsed time: 26.61 seconds; current allocated memory: 891.497 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/GIN/HLS_simple_v2/project_1/solution1/.autopilot/db/GIN_compute_one_graph.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model GIN_compute_one_graph -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 86.48 sec.
Command     csynth_design done; 131.53 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109.87 seconds. CPU system time: 5.16 seconds. Elapsed time: 131.53 seconds; current allocated memory: 899.431 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
