
# Assignments Page

Welcome to the assignment repository. This page lists all assignments from 01 to 10 with brief descriptions and links.

---

## ðŸ“˜ Assignments List

| #   | Assignment Title        | Description                         | File Name               |
|-----|--------------------------|-------------------------------------|--------------------------|
| 01  | Introduction             | Basics of the subject, overview     | `Assignment-01.md`       |
| 02  | Fundamentals             | Core concepts and definitions       | `Assignment-02.md`       |
| 03  | Components & Tools       | Tools required for development      | `Assignment-03.md`       |
| 04  | Logic Design             | Combinational and sequential logic | `Assignment-04.md`       |
| 05  | Verilog Basics           | Introduction to Verilog             | `Assignment-05.md`       |
| 06  | FSM Design               | Mealy and Moore machines            | `Assignment-06.md`       |
| 07  | RTL Modeling             | Register Transfer Level modeling    | `Assignment-07.md`       |
| 08  | Synthesis & Simulation   | Design flow using tools             | `Assignment-08.md`       |
| 09  | Testbenches              | Writing testbenches for validation  | `Assignment-09.md`       |
| 10  | Final Project Overview   | Outline of the final project        | `Assignment-10.md`       |

---
