

================================================================
== Vitis HLS Report for 'add_bias_to_activations_clone_1'
================================================================
* Date:           Wed Jul  9 03:32:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      321|      321|  2.568 us|  2.568 us|  321|  321|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |      320|      320|         5|          -|          -|    64|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      29|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      430|     708|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      60|    -|
|Register             |        -|     -|       19|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      449|     797|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U1  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   3|  430|  708|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_84_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln48_fu_78_p2  |      icmp|   0|  0|  15|           7|           8|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          14|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |activations_address0  |  14|          3|    6|         18|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |i_fu_34               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  60|         12|   14|         39|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |activations_addr_reg_116  |  6|   0|    6|          0|
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |i_fu_34                   |  7|   0|    7|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 19|   0|   19|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|biases2_address0      |  out|    6|   ap_memory|                          biases2|         array|
|biases2_ce0           |  out|    1|   ap_memory|                          biases2|         array|
|biases2_q0            |   in|   64|   ap_memory|                          biases2|         array|
|activations_address0  |  out|    6|   ap_memory|                      activations|         array|
|activations_ce0       |  out|    1|   ap_memory|                      activations|         array|
|activations_we0       |  out|    1|   ap_memory|                      activations|         array|
|activations_d0        |  out|   64|   ap_memory|                      activations|         array|
|activations_q0        |   in|   64|   ap_memory|                      activations|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:46]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 9 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln46 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:46]   --->   Operation 10 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 11 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_34 = load i7 %i" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 12 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i_34, i7 64" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 13 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %i_34, i7 1" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 15 'add' 'add_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %for.end" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 16 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %i_34" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 17 'zext' 'zext_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 18 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.71ns)   --->   "%activations_load = load i6 %activations_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 19 'load' 'activations_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 20 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 21 'load' 'biases2_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln46 = store i7 %add_ln48, i7 %i" [data/benchmarks/backprop/backprop.c:46]   --->   Operation 22 'store' 'store_ln46' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 23 'ret' 'ret_ln52' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.04>
ST_3 : Operation 24 [1/2] (0.71ns)   --->   "%activations_load = load i6 %activations_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 24 'load' 'activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 25 [1/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 25 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %biases2_load" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 26 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [4/4] (4.33ns)   --->   "%add = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 27 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 28 [3/4] (4.33ns)   --->   "%add = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 28 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 29 [2/4] (4.33ns)   --->   "%add = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 29 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.04>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [data/benchmarks/backprop/backprop.c:51]   --->   Operation 30 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/4] (4.33ns)   --->   "%add = dadd i64 %activations_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 31 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.71ns)   --->   "%store_ln50 = store i64 %add, i6 %activations_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 32 'store' 'store_ln50' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 33 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0111111]
specinterface_ln0     (specinterface    ) [ 0000000]
specpipeline_ln48     (specpipeline     ) [ 0000000]
store_ln46            (store            ) [ 0000000]
br_ln48               (br               ) [ 0000000]
i_34                  (load             ) [ 0000000]
icmp_ln48             (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
add_ln48              (add              ) [ 0000000]
br_ln48               (br               ) [ 0000000]
zext_ln48             (zext             ) [ 0000000]
activations_addr      (getelementptr    ) [ 0001111]
biases2_addr          (getelementptr    ) [ 0001000]
store_ln46            (store            ) [ 0000000]
ret_ln52              (ret              ) [ 0000000]
activations_load      (load             ) [ 0000111]
biases2_load          (load             ) [ 0000000]
bitcast_ln50          (bitcast          ) [ 0000111]
specloopname_ln51     (specloopname     ) [ 0000000]
add                   (dadd             ) [ 0000000]
store_ln50            (store            ) [ 0000000]
br_ln48               (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="activations">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="activations_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="7" slack="0"/>
<pin id="42" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="6" slack="0"/>
<pin id="47" dir="0" index="1" bw="64" slack="0"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="activations_load/2 store_ln50/6 "/>
</bind>
</comp>

<comp id="51" class="1004" name="biases2_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="64" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="7" slack="0"/>
<pin id="55" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases2_addr/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biases2_load/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln46_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_34_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="1"/>
<pin id="77" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_34/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln48_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln48_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln48_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln46_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="1"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="bitcast_ln50_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="116" class="1005" name="activations_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="activations_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="biases2_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="1"/>
<pin id="123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="biases2_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="activations_load_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations_load "/>
</bind>
</comp>

<comp id="131" class="1005" name="bitcast_ln50_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="28" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="64" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="69"><net_src comp="45" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="75" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="100"><net_src comp="84" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="58" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="109"><net_src comp="34" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="119"><net_src comp="38" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="124"><net_src comp="51" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="129"><net_src comp="45" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="134"><net_src comp="101" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases2 | {}
	Port: activations | {6 }
 - Input state : 
	Port: add_bias_to_activations.clone.1 : biases2 | {2 3 }
	Port: add_bias_to_activations.clone.1 : activations | {2 3 }
  - Chain level:
	State 1
		store_ln46 : 1
	State 2
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
		zext_ln48 : 1
		activations_addr : 2
		activations_load : 3
		biases2_addr : 2
		biases2_load : 3
		store_ln46 : 2
	State 3
		bitcast_ln50 : 1
		add : 2
	State 4
	State 5
	State 6
		store_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   dadd   |    grp_fu_64    |    3    |   430   |   708   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln48_fu_78 |    0    |    0    |    14   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln48_fu_84 |    0    |    0    |    14   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln48_fu_90 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    3    |   430   |   736   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|activations_addr_reg_116|    6   |
|activations_load_reg_126|   64   |
|  biases2_addr_reg_121  |    6   |
|  bitcast_ln50_reg_131  |   64   |
|        i_reg_106       |    7   |
+------------------------+--------+
|          Total         |   147  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_58 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_64    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_64    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   280  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   430  |   736  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   577  |   772  |
+-----------+--------+--------+--------+--------+
