// Seed: 582264737
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    output wor  id_2,
    input  wor  id_3
);
  supply1 id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input logic id_4,
    output tri0 id_5,
    input logic id_6,
    input supply0 id_7,
    output logic id_8,
    output logic id_9,
    output wor id_10,
    output wor id_11,
    output tri0 id_12,
    input supply0 id_13
);
  always begin : LABEL_0
    id_9 <= 1;
    id_8 <= id_6;
    id_9 <= id_4;
    id_10 = 1;
    id_0  = 1 - id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_10,
      id_12,
      id_7
  );
endmodule
