// Seed: 3725209675
`timescale 1ps / 1 ps `celldefine `timescale 1 ps / 1ps
module module_0 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd26
);
  assign id_1[""] = 1 ^ id_1[id_1];
  logic _id_2;
  always @(1 or posedge "")
    case ({
      id_2, 1 ^ id_1 == id_1
    })
      1: id_2 <= id_2;
      id_2: begin
        id_1 <= id_1;
        id_1 <= {"", id_1, 1 + id_2};
        id_2[id_2-id_1 : 1] <= id_1;
      end
      1'b0: id_1 = id_2[id_1] - id_2;
      1, id_1 + id_1, 1, 1: begin
        id_1 = 1;
      end
      id_1: begin
        if (1) id_2 <= id_1;
      end
    endcase
  assign id_2[id_2] = 1'd0;
  assign id_1[1] = 1 | id_2;
endmodule
