Running: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/PIC/VHDL/and_clk_isim_beh.exe -prj C:/PIC/VHDL/and_clk_beh.prj work.and_clk 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/PIC/VHDL/and_gate.vhd" into library work
Parsing VHDL file "C:/PIC/VHDL/and_clk.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavior of entity and_clk
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/PIC/VHDL/and_clk_isim_beh.exe
Fuse Memory Usage: 29148 KB
Fuse CPU Usage: 546 ms
