

================================================================
== Vivado HLS Report for 'hls_xfft2real_Loop_realfft_be_buffer_proc'
================================================================
* Date:           Thu Jul  7 15:03:33 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.71|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  511|  512|  511|  512|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- realfft_be_buffer  |  511|  511|         1|          1|          1|   512|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     14|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      12|     24|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_164_p2               |     +    |      0|  0|   9|           1|           9|
    |exitcond2240_i_fu_182_p2  |   icmp   |      0|  0|   3|           9|           2|
    |ap_sig_bdd_74             |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_81             |    or    |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  14|          12|          13|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   1|          3|    1|          3|
    |val_assign_reg_114  |   9|          2|    9|         18|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  10|          5|   10|         21|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |val_assign_reg_114  |  9|   0|    9|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 12|   0|   12|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|ap_start                            |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|ap_done                             | out |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|ap_idle                             | out |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|ap_ready                            | out |    1| ap_ctrl_hs | hls_xfft2real_Loop_realfft_be_buffer_proc | return value |
|descramble_buf_0_M_imag_V_address0  | out |    8|  ap_memory |         descramble_buf_0_M_imag_V         |     array    |
|descramble_buf_0_M_imag_V_ce0       | out |    1|  ap_memory |         descramble_buf_0_M_imag_V         |     array    |
|descramble_buf_0_M_imag_V_we0       | out |    1|  ap_memory |         descramble_buf_0_M_imag_V         |     array    |
|descramble_buf_0_M_imag_V_d0        | out |   16|  ap_memory |         descramble_buf_0_M_imag_V         |     array    |
|descramble_buf_1_M_imag_V_address0  | out |    8|  ap_memory |         descramble_buf_1_M_imag_V         |     array    |
|descramble_buf_1_M_imag_V_ce0       | out |    1|  ap_memory |         descramble_buf_1_M_imag_V         |     array    |
|descramble_buf_1_M_imag_V_we0       | out |    1|  ap_memory |         descramble_buf_1_M_imag_V         |     array    |
|descramble_buf_1_M_imag_V_d0        | out |   16|  ap_memory |         descramble_buf_1_M_imag_V         |     array    |
|din_TDATA                           |  in |   32|    axis    |                 din_V_data                |    pointer   |
|din_TVALID                          |  in |    1|    axis    |                 din_V_data                |    pointer   |
|din_TREADY                          | out |    1|    axis    |                din_V_last_V               |    pointer   |
|din_TLAST                           |  in |    1|    axis    |                din_V_last_V               |    pointer   |
|descramble_buf_0_M_real_V_address0  | out |    8|  ap_memory |         descramble_buf_0_M_real_V         |     array    |
|descramble_buf_0_M_real_V_ce0       | out |    1|  ap_memory |         descramble_buf_0_M_real_V         |     array    |
|descramble_buf_0_M_real_V_we0       | out |    1|  ap_memory |         descramble_buf_0_M_real_V         |     array    |
|descramble_buf_0_M_real_V_d0        | out |   16|  ap_memory |         descramble_buf_0_M_real_V         |     array    |
|descramble_buf_1_M_real_V_address0  | out |    8|  ap_memory |         descramble_buf_1_M_real_V         |     array    |
|descramble_buf_1_M_real_V_ce0       | out |    1|  ap_memory |         descramble_buf_1_M_real_V         |     array    |
|descramble_buf_1_M_real_V_we0       | out |    1|  ap_memory |         descramble_buf_1_M_real_V         |     array    |
|descramble_buf_1_M_real_V_d0        | out |   16|  ap_memory |         descramble_buf_1_M_real_V         |     array    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i1* %din_V_last_V, i32* %din_V_data, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_4 [1/1] 1.57ns
newFuncRoot:1  br label %2


 <State 2>: 2.71ns
ST_2: val_assign [1/1] 0.00ns
:0  %val_assign = phi i9 [ 0, %newFuncRoot ], [ %i, %0 ], [ 0, %.preheader.i.exitStub ]

ST_2: empty_32 [1/1] 0.00ns
:1  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str3) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str3)

ST_2: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: empty_33 [1/1] 0.00ns
:5  %empty_33 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %din_V_data, i1* %din_V_last_V)

ST_2: tmp_data [1/1] 0.00ns
:6  %tmp_data = extractvalue { i32, i1 } %empty_33, 0

ST_2: newIndex [1/1] 0.00ns
:7  %newIndex = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %val_assign, i32 8, i32 1)

ST_2: newIndex1 [1/1] 0.00ns
:8  %newIndex1 = zext i8 %newIndex to i64

ST_2: tmp [1/1] 0.00ns
:9  %tmp = trunc i32 %tmp_data to i16

ST_2: descramble_buf_0_M_real_V_ad [1/1] 0.00ns
:10  %descramble_buf_0_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %newIndex1

ST_2: descramble_buf_1_M_real_V_ad [1/1] 0.00ns
:11  %descramble_buf_1_M_real_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %newIndex1

ST_2: tmp_28 [1/1] 0.00ns
:12  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %val_assign, i32 0)

ST_2: i [1/1] 1.84ns
:13  %i = add i9 1, %val_assign

ST_2: stg_19 [1/1] 0.00ns
:14  br i1 %tmp_28, label %branch1, label %branch0

ST_2: stg_20 [1/1] 2.71ns
branch0:0  store i16 %tmp, i16* %descramble_buf_0_M_real_V_ad, align 4

ST_2: stg_21 [1/1] 0.00ns
branch0:1  br label %1

ST_2: stg_22 [1/1] 2.71ns
branch1:0  store i16 %tmp, i16* %descramble_buf_1_M_real_V_ad, align 4

ST_2: stg_23 [1/1] 0.00ns
branch1:1  br label %1

ST_2: tmp_data_M_imag_V_load_new [1/1] 0.00ns
:0  %tmp_data_M_imag_V_load_new = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data, i32 16, i32 31)

ST_2: descramble_buf_0_M_imag_V_ad [1/1] 0.00ns
:1  %descramble_buf_0_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %newIndex1

ST_2: descramble_buf_1_M_imag_V_ad [1/1] 0.00ns
:2  %descramble_buf_1_M_imag_V_ad = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %newIndex1

ST_2: stg_27 [1/1] 0.00ns
:3  br i1 %tmp_28, label %branch7, label %branch6

ST_2: stg_28 [1/1] 2.71ns
branch6:0  store i16 %tmp_data_M_imag_V_load_new, i16* %descramble_buf_0_M_imag_V_ad, align 2

ST_2: stg_29 [1/1] 0.00ns
branch6:1  br label %0

ST_2: stg_30 [1/1] 2.71ns
branch7:0  store i16 %tmp_data_M_imag_V_load_new, i16* %descramble_buf_1_M_imag_V_ad, align 2

ST_2: stg_31 [1/1] 0.00ns
branch7:1  br label %0

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str3, i32 %tmp_1)

ST_2: exitcond2240_i [1/1] 2.03ns
:1  %exitcond2240_i = icmp eq i9 %val_assign, -1

ST_2: stg_34 [1/1] 0.00ns
:2  br i1 %exitcond2240_i, label %.preheader.i.exitStub, label %2

ST_2: stg_35 [1/1] 0.00ns
.preheader.i.exitStub:0  call void (...)* @_ssdm_op_Return()

ST_2: stg_36 [1/1] 0.00ns
.preheader.i.exitStub:1  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7ff44bd8cab0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7ff44bd99fe0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ din_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff44bd7bd70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff44ba56f80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7ff43d2f5990; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7ff44bbadaa0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                        (specinterface    ) [ 000]
stg_4                        (br               ) [ 011]
val_assign                   (phi              ) [ 001]
empty_32                     (speclooptripcount) [ 000]
stg_7                        (specloopname     ) [ 000]
tmp_1                        (specregionbegin  ) [ 000]
stg_9                        (specpipeline     ) [ 000]
empty_33                     (read             ) [ 000]
tmp_data                     (extractvalue     ) [ 000]
newIndex                     (partselect       ) [ 000]
newIndex1                    (zext             ) [ 000]
tmp                          (trunc            ) [ 000]
descramble_buf_0_M_real_V_ad (getelementptr    ) [ 000]
descramble_buf_1_M_real_V_ad (getelementptr    ) [ 000]
tmp_28                       (bitselect        ) [ 001]
i                            (add              ) [ 011]
stg_19                       (br               ) [ 000]
stg_20                       (store            ) [ 000]
stg_21                       (br               ) [ 000]
stg_22                       (store            ) [ 000]
stg_23                       (br               ) [ 000]
tmp_data_M_imag_V_load_new   (partselect       ) [ 000]
descramble_buf_0_M_imag_V_ad (getelementptr    ) [ 000]
descramble_buf_1_M_imag_V_ad (getelementptr    ) [ 000]
stg_27                       (br               ) [ 000]
stg_28                       (store            ) [ 000]
stg_29                       (br               ) [ 000]
stg_30                       (store            ) [ 000]
stg_31                       (br               ) [ 000]
empty                        (specregionend    ) [ 000]
exitcond2240_i               (icmp             ) [ 001]
stg_34                       (br               ) [ 011]
stg_35                       (return           ) [ 000]
stg_36                       (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="empty_33_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="33" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="descramble_buf_0_M_real_V_ad_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_real_V_ad/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="descramble_buf_1_M_real_V_ad_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_real_V_ad/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="stg_20_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_20/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="stg_22_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="descramble_buf_0_M_imag_V_ad_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_imag_V_ad/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="descramble_buf_1_M_imag_V_ad_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_imag_V_ad/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="stg_28_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="stg_30_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_30/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="val_assign_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="val_assign_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_data_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="33" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="newIndex_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="newIndex1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_28_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_data_M_imag_V_load_new_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_M_imag_V_load_new/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond2240_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2240_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_35_fu_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="stg_35/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="131"><net_src comp="58" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="118" pin="6"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="118" pin="6"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="118" pin="6"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="128" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="180"><net_src comp="170" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="181"><net_src comp="170" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="186"><net_src comp="118" pin="6"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="196"><net_src comp="164" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din_V_data | {}
	Port: din_V_last_V | {}
  - Chain level:
	State 1
	State 2
		newIndex : 1
		newIndex1 : 2
		tmp : 1
		descramble_buf_0_M_real_V_ad : 3
		descramble_buf_1_M_real_V_ad : 3
		tmp_28 : 1
		i : 1
		stg_19 : 2
		stg_20 : 4
		stg_22 : 4
		tmp_data_M_imag_V_load_new : 1
		descramble_buf_0_M_imag_V_ad : 3
		descramble_buf_1_M_imag_V_ad : 3
		stg_27 : 2
		stg_28 : 4
		stg_30 : 4
		empty : 1
		exitcond2240_i : 1
		stg_34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |              i_fu_164             |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|   icmp   |       exitcond2240_i_fu_182       |    0    |    3    |
|----------|-----------------------------------|---------|---------|
|   read   |        empty_33_read_fu_58        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|extractvalue|          tmp_data_fu_128          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|          newIndex_fu_132          |    0    |    0    |
|          | tmp_data_M_imag_V_load_new_fu_170 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          newIndex1_fu_142         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |             tmp_fu_150            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|           tmp_28_fu_156           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  return  |           stg_35_fu_188           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    12   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_193    |    9   |
|val_assign_reg_114|    9   |
+------------------+--------+
|       Total      |   18   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   12   |
+-----------+--------+--------+
