// Seed: 2246992199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_5 = 0;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3
    , id_11,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri id_8,
    output supply0 id_9
);
  wire id_12;
  logic [-1 : 1] id_13 = id_12, id_14;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12
  );
endmodule
