{"Source Block": ["oh/emmu/hdl/emmu.v@78:88@HdlIdDef", "\n   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t    emmu_mem_rd_data;\n   wire [63:0] \t    emmu_mem_wr_data;   \n   wire [7:0] \t    emmu_mem_wr_en;\n   wire \t    emmu_write;\n   \n   /*****************************/\n   /*REGISTERS                  */\n"], "Clone Blocks": [["oh/e_mmu/hdl/e_mmu.v@77:87", "   output [DW-1:0]    emesh_data_out; \n\n   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t      emmu_mem_rd_data;\n   wire [63:0] \t      emmu_mem_wr_data;   \n   wire [7:0] \t      emmu_mem_wr_en;\n   wire \t      emmu_write;\n   \n   /*****************************/\n"], ["oh/e_mmu/hdl/e_mmu.v@79:89", "   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t      emmu_mem_rd_data;\n   wire [63:0] \t      emmu_mem_wr_data;   \n   wire [7:0] \t      emmu_mem_wr_en;\n   wire \t      emmu_write;\n   \n   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@80:90", "   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t    emmu_mem_rd_data;\n   wire [63:0] \t    emmu_mem_wr_data;   \n   wire [7:0] \t    emmu_mem_wr_en;\n   wire \t    emmu_write;\n   \n   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n   reg \t\t    emesh_access_out;\n"], ["oh/emmu/hdl/emmu.v@77:87", "   output [DW-1:0]  emesh_data_out; \n\n   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t    emmu_mem_rd_data;\n   wire [63:0] \t    emmu_mem_wr_data;   \n   wire [7:0] \t    emmu_mem_wr_en;\n   wire \t    emmu_write;\n   \n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@79:89", "   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t    emmu_mem_rd_data;\n   wire [63:0] \t    emmu_mem_wr_data;   \n   wire [7:0] \t    emmu_mem_wr_en;\n   wire \t    emmu_write;\n   \n   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n"], ["oh/e_mmu/hdl/e_mmu.v@80:90", "   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t      emmu_mem_rd_data;\n   wire [63:0] \t      emmu_mem_wr_data;   \n   wire [7:0] \t      emmu_mem_wr_en;\n   wire \t      emmu_write;\n   \n   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n   reg \t\t      emesh_access_out;\n"], ["oh/e_mmu/hdl/e_mmu.v@78:88", "\n   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire [63:0] \t      emmu_mem_rd_data;\n   wire [63:0] \t      emmu_mem_wr_data;   \n   wire [7:0] \t      emmu_mem_wr_en;\n   wire \t      emmu_write;\n   \n   /*****************************/\n   /*REGISTERS                  */\n"]], "Diff Content": {"Delete": [[83, "   wire [63:0] \t    emmu_mem_wr_data;   \n"]], "Add": []}}