C:/Users/Likith/Downloads/half_adder.v {1 {vlog -work work -stats=none C:/Users/Likith/Downloads/half_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module halfadder

Top level modules:
	halfadder

} {} {}} C:/Users/Likith/Desktop/MyVerilog/ASSIGNMENT_1/half_adder/sim/half_adder_tb.v {1 {vlog -work work -stats=none C:/Users/Likith/Desktop/MyVerilog/ASSIGNMENT_1/half_adder/sim/half_adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}}
