         Lattice Mapping Report File for Design Module 'SmartRemote'

Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     Lab4_Remote_Lab4_Remote.ngd -o Lab4_Remote_Lab4_Remote_map.ncd -pr
     Lab4_Remote_Lab4_Remote.prf -mp Lab4_Remote_Lab4_Remote.mrp
     Z:/Windows.Documents/Desktop/ECE272Lab4/Lab4_Remote.lpf -c 0
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 2.2.0.101
Mapped on:  05/12/14  13:34:39

Design Summary
--------------

   Number of registers:    0
      PFU registers:    0
      PIO registers:    0
   Number of SLICEs:             4 out of  3432 (0%)
      SLICEs(logic/ROM):         4 out of   858 (0%)
      SLICEs(logic/ROM/RAM):     0 out of  2574 (0%)
          As RAM:            0 out of  2574 (0%)
          As Logic/ROM:      0 out of  2574 (0%)
   Number of logic LUT4s:       8
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:      0 (0 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:       8
   Number of PIO sites used: 9 + 4(JTAG) out of 115 (11%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0

                                    Page 1




Design:  SmartRemote                                   Date:  05/12/14  13:34:39

Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
     Net ANLG_Ldir_c: 4 loads
     Net ANLG_Rdir_c: 4 loads
     Net N_26: 4 loads
     Net N_28: 4 loads
     Net N_27: 3 loads
     Net myremote/N_16: 2 loads
     Net LEN: 1 loads
     Net myremote/N_15: 1 loads
     Net myremote/N_21: 1 loads
     Net RE_o_c: 1 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LD_o                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| C                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LE_o                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD_o                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RE_o                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ANLG_Rdir           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ANLG_Ldir           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i18 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal myremote/N_10 was merged into signal N_27
Signal myremote/N_9 was merged into signal N_28

                                    Page 2




Design:  SmartRemote                                   Date:  05/12/14  13:34:39

Removed logic (cont)
--------------------
Signal myremote/N_11 was merged into signal N_26
Signal VCC_net undriven or does not drive anything - clipped.
Block myremote/I7 was optimized away.
Block myremote/I6 was optimized away.
Block myremote/I10 was optimized away.

Memory Usage
------------


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 59 MB








































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor
     Corporation,  All rights reserved.
