[[1, 9, "AST"], [9, 12, "AST"], [9, 15, "CDG"], [9, 15, "CFG"], [9, 15, "DOMINATE"], [9, 11, "CDG"], [9, 11, "CFG"], [9, 11, "DOMINATE"], [9, 0, "DOMINATE"], [9, 0, "REACHING_DEF"], [9, 11, "AST"], [11, 0, "CFG"], [11, 0, "REACHING_DEF"], [12, 15, "AST"], [15, 17, "AST"], [15, 18, "CDG"], [15, 16, "CDG"], [15, 16, "CFG"], [15, 16, "DOMINATE"], [15, 18, "CFG"], [15, 18, "DOMINATE"], [15, 0, "REACHING_DEF"], [15, 16, "AST"], [16, 0, "CFG"], [16, 0, "REACHING_DEF"], [17, 18, "AST"], [18, 0, "CFG"], [18, 0, "REACHING_DEF"], [0, 9, "POST_DOMINATE"], [0, 11, "POST_DOMINATE"], [0, 15, "POST_DOMINATE"], [0, 16, "POST_DOMINATE"], [0, 18, "POST_DOMINATE"]]