// Seed: 4163082693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_17(
      .id_0(1),
      .id_1(1),
      .id_2(1'h0),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_6),
      .id_6(id_13),
      .id_7(1),
      .id_8(id_14[1]),
      .id_9(id_7)
  );
  xor (id_1, id_10, id_2, id_4, id_8, id_3, id_14, id_7, id_15, id_9, id_11);
  module_0(
      id_6, id_8, id_2, id_5
  );
endmodule
