 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : ece581_ip_top
Version: Q-2019.12-SP3
Date   : Fri Mar 22 14:40:27 2024
****************************************
Wire Load Model Mode: enclosed

  Startpoint: A_inst/lav_A2D_reg_1_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: D_inst/lav_D_eq_2B_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_1_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_1_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[1] (net)                       1       0.6108                                             0.0000     0.0997 f    
  A_inst/lav_A2D[1] (modA)                                                                                 0.0000     0.0997 f    
  net58 (net)                                           0.6108                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/D (ISOLANDX2_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1117 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/Q (ISOLANDX2_HVT)           0.0178                         0.0285     0.1402 f    1.16
  lav_A2D[1] (net)                              5       2.1916                                             0.0000     0.1402 f    
  D_inst/lav_A2D[1] (modD)                                                                                 0.0000     0.1402 f    
  D_inst/lav_A2D[1] (net)                               2.1916                                             0.0000     0.1402 f    
  D_inst/U10/A (INVX0_HVT)                                        0.0000    0.0178    0.0000               0.3042     0.4443 f    1.16
  D_inst/U10/Y (INVX0_HVT)                                                  0.0163                         0.0131     0.4574 r    1.16
  D_inst/n4 (net)                               2       1.5730                                             0.0000     0.4574 r    
  D_inst/U11/A2 (OA22X1_HVT)                                      0.0000    0.0163    0.0000               0.0541     0.5115 r    1.16
  D_inst/U11/Y (OA22X1_HVT)                                                 0.0208                         0.0342     0.5458 r    1.16
  D_inst/n15 (net)                              2       1.5976                                             0.0000     0.5458 r    
  D_inst/U4/A4 (OA22X1_HVT)                                       0.0000    0.0208    0.0000               0.0549     0.6007 r    1.16
  D_inst/U4/Y (OA22X1_HVT)                                                  0.0189                         0.0286     0.6293 r    1.16
  D_inst/n1 (net)                               1       0.7414                                             0.0000     0.6293 r    
  D_inst/U3/A4 (OA22X1_HVT)                                       0.0000    0.0189    0.0000               0.0114     0.6407 r    1.16
  D_inst/U3/Y (OA22X1_HVT)                                                  0.0198                         0.0282     0.6689 r    1.16
  D_inst/n6 (net)                               1       0.7414                                             0.0000     0.6689 r    
  D_inst/U16/A4 (OA22X1_HVT)                                      0.0000    0.0198    0.0000               0.0114     0.6803 r    1.16
  D_inst/U16/Y (OA22X1_HVT)                                                 0.0220                         0.0310     0.7113 r    1.16
  D_inst/n41 (net)                              2       1.4829                                             0.0000     0.7113 r    
  D_inst/U8/A1 (NAND2X0_HVT)                                      0.0000    0.0220    0.0000               0.0510     0.7623 r    1.16
  D_inst/U8/Y (NAND2X0_HVT)                                                 0.0253                         0.0185     0.7808 f    1.16
  D_inst/n3 (net)                               1       0.7699                                             0.0000     0.7808 f    
  D_inst/U7/A1 (NAND2X0_HVT)                                      0.0000    0.0253    0.0000               0.0118     0.7926 f    1.16
  D_inst/U7/Y (NAND2X0_HVT)                                                 0.0267                         0.0237     0.8164 r    1.16
  D_inst/n39 (net)                              2       1.5987                                             0.0000     0.8164 r    
  D_inst/U13/A2 (AND2X1_HVT)                                      0.0000    0.0267    0.0000               0.0550     0.8714 r    1.16
  D_inst/U13/Y (AND2X1_HVT)                                                 0.0163                         0.0249     0.8963 r    1.16
  D_inst/n43 (net)                              2       1.5630                                             0.0000     0.8963 r    
  D_inst/U6/A1 (NAND2X0_HVT)                                      0.0000    0.0163    0.0000               0.0538     0.9500 r    1.16
  D_inst/U6/Y (NAND2X0_HVT)                                                 0.0241                         0.0184     0.9684 f    1.16
  D_inst/n2 (net)                               1       0.8321                                             0.0000     0.9684 f    
  D_inst/U5/A1 (NAND3X0_HVT)                                      0.0000    0.0241    0.0000               0.0128     0.9813 f    1.16
  D_inst/U5/Y (NAND3X0_HVT)                                                 0.0210                         0.0142     0.9954 r    1.16
  D_inst/n46 (net)                              1       0.7536                                             0.0000     0.9954 r    
  D_inst/lav_D_eq_2B_reg/D (DFFX2_HVT)                            0.0000    0.0210    0.0000               0.0116     1.0070 r    1.16
  data arrival time                                                                                                   1.0070      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  D_inst/lav_D_eq_2B_reg/CLK (DFFX2_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0190     0.9810      
  data required time                                                                                                  0.9810      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9810      
  data arrival time                                                                                                  -1.0070      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0260      


  Startpoint: A_inst/lav_A2D_reg_1_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: D_inst/lav_D_less_2C_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_1_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_1_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[1] (net)                       1       0.6108                                             0.0000     0.0997 f    
  A_inst/lav_A2D[1] (modA)                                                                                 0.0000     0.0997 f    
  net58 (net)                                           0.6108                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/D (ISOLANDX2_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1117 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/Q (ISOLANDX2_HVT)           0.0178                         0.0285     0.1402 f    1.16
  lav_A2D[1] (net)                              5       2.1916                                             0.0000     0.1402 f    
  D_inst/lav_A2D[1] (modD)                                                                                 0.0000     0.1402 f    
  D_inst/lav_A2D[1] (net)                               2.1916                                             0.0000     0.1402 f    
  D_inst/U10/A (INVX0_HVT)                                        0.0000    0.0178    0.0000               0.3042     0.4443 f    1.16
  D_inst/U10/Y (INVX0_HVT)                                                  0.0163                         0.0131     0.4574 r    1.16
  D_inst/n4 (net)                               2       1.5730                                             0.0000     0.4574 r    
  D_inst/U11/A2 (OA22X1_HVT)                                      0.0000    0.0163    0.0000               0.0541     0.5115 r    1.16
  D_inst/U11/Y (OA22X1_HVT)                                                 0.0208                         0.0342     0.5458 r    1.16
  D_inst/n15 (net)                              2       1.5976                                             0.0000     0.5458 r    
  D_inst/U4/A4 (OA22X1_HVT)                                       0.0000    0.0208    0.0000               0.0549     0.6007 r    1.16
  D_inst/U4/Y (OA22X1_HVT)                                                  0.0189                         0.0286     0.6293 r    1.16
  D_inst/n1 (net)                               1       0.7414                                             0.0000     0.6293 r    
  D_inst/U3/A4 (OA22X1_HVT)                                       0.0000    0.0189    0.0000               0.0114     0.6407 r    1.16
  D_inst/U3/Y (OA22X1_HVT)                                                  0.0198                         0.0282     0.6689 r    1.16
  D_inst/n6 (net)                               1       0.7414                                             0.0000     0.6689 r    
  D_inst/U16/A4 (OA22X1_HVT)                                      0.0000    0.0198    0.0000               0.0114     0.6803 r    1.16
  D_inst/U16/Y (OA22X1_HVT)                                                 0.0220                         0.0310     0.7113 r    1.16
  D_inst/n41 (net)                              2       1.4829                                             0.0000     0.7113 r    
  D_inst/U8/A1 (NAND2X0_HVT)                                      0.0000    0.0220    0.0000               0.0510     0.7623 r    1.16
  D_inst/U8/Y (NAND2X0_HVT)                                                 0.0253                         0.0185     0.7808 f    1.16
  D_inst/n3 (net)                               1       0.7699                                             0.0000     0.7808 f    
  D_inst/U7/A1 (NAND2X0_HVT)                                      0.0000    0.0253    0.0000               0.0118     0.7926 f    1.16
  D_inst/U7/Y (NAND2X0_HVT)                                                 0.0267                         0.0237     0.8164 r    1.16
  D_inst/n39 (net)                              2       1.5987                                             0.0000     0.8164 r    
  D_inst/U13/A2 (AND2X1_HVT)                                      0.0000    0.0267    0.0000               0.0550     0.8714 r    1.16
  D_inst/U13/Y (AND2X1_HVT)                                                 0.0163                         0.0249     0.8963 r    1.16
  D_inst/n43 (net)                              2       1.5630                                             0.0000     0.8963 r    
  D_inst/U15/A1 (NAND2X0_HVT)                                     0.0000    0.0163    0.0000               0.0538     0.9500 r    1.16
  D_inst/U15/Y (NAND2X0_HVT)                                                0.0229                         0.0175     0.9675 f    1.16
  D_inst/n5 (net)                               1       0.7317                                             0.0000     0.9675 f    
  D_inst/U14/A3 (NAND3X0_HVT)                                     0.0000    0.0229    0.0000               0.0113     0.9788 f    1.16
  D_inst/U14/Y (NAND3X0_HVT)                                                0.0214                         0.0160     0.9948 r    1.16
  D_inst/n44 (net)                              1       0.7532                                             0.0000     0.9948 r    
  D_inst/lav_D_less_2C_reg/D (DFFX1_HVT)                          0.0000    0.0214    0.0000               0.0116     1.0064 r    1.16
  data arrival time                                                                                                   1.0064      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  D_inst/lav_D_less_2C_reg/CLK (DFFX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0191     0.9809      
  data required time                                                                                                  0.9809      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9809      
  data arrival time                                                                                                  -1.0064      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0255      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C2B_1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0219                         0.0791     0.3476 r    0.85
  B_inst/n1 (net)                               2       1.5847                                             0.0000     0.3476 r    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0219    0.0000               0.0545     0.4021 r    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0180                         0.0572     0.4593 f    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.7003                                             0.0000     0.4593 f    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4593 f    
  net67 (net)                                           0.7003                                             0.0000     0.4593 f    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0180    0.0000               0.0138     0.4731 f    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0267                         0.0424     0.5155 f    0.85
  lav_B_out0_2C (net)                           3       1.7411                                             0.0000     0.5155 f    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5155 f    
  C_inst/lav_in1[2] (net)                               1.7411                                             0.0000     0.5155 f    
  C_inst/U3/A (INVX0_HVT)                                         0.0000    0.0267    0.0000               0.1272     0.6427 f    0.85
  C_inst/U3/Y (INVX0_HVT)                                                   0.0251                         0.0224     0.6651 r    0.85
  C_inst/n5 (net)                               2       1.5879                                             0.0000     0.6651 r    
  C_inst/U11/A (NBUFFX2_HVT)                                      0.0000    0.0251    0.0000               0.0546     0.7197 r    0.85
  C_inst/U11/Y (NBUFFX2_HVT)                                                0.0211                         0.0353     0.7550 r    0.85
  C_inst/n3 (net)                               3       2.2945                                             0.0000     0.7550 r    
  C_inst/U12/A4 (MUX41X1_HVT)                                     0.0000    0.0211    0.0000               0.1253     0.8803 r    0.85
  C_inst/U12/Y (MUX41X1_HVT)                                                0.0415                         0.0803     0.9606 r    0.85
  C_inst/n15 (net)                              1       0.7579                                             0.0000     0.9606 r    
  C_inst/lav_out_C2B_1_reg/D (DFFX1_HVT)                          0.0000    0.0415    0.0000               0.0117     0.9722 r    0.85
  data arrival time                                                                                                   0.9722      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C2B_1_reg/CLK (DFFX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0353     0.9647      
  data required time                                                                                                  0.9647      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9647      
  data arrival time                                                                                                  -0.9722      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0076      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C3_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0219                         0.0791     0.3476 r    0.85
  B_inst/n1 (net)                               2       1.5847                                             0.0000     0.3476 r    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0219    0.0000               0.0545     0.4021 r    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0180                         0.0572     0.4593 f    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.7003                                             0.0000     0.4593 f    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4593 f    
  net67 (net)                                           0.7003                                             0.0000     0.4593 f    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0180    0.0000               0.0138     0.4731 f    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0267                         0.0424     0.5155 f    0.85
  lav_B_out0_2C (net)                           3       1.7411                                             0.0000     0.5155 f    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5155 f    
  C_inst/lav_in1[2] (net)                               1.7411                                             0.0000     0.5155 f    
  C_inst/U3/A (INVX0_HVT)                                         0.0000    0.0267    0.0000               0.1272     0.6427 f    0.85
  C_inst/U3/Y (INVX0_HVT)                                                   0.0251                         0.0224     0.6651 r    0.85
  C_inst/n5 (net)                               2       1.5879                                             0.0000     0.6651 r    
  C_inst/U11/A (NBUFFX2_HVT)                                      0.0000    0.0251    0.0000               0.0546     0.7197 r    0.85
  C_inst/U11/Y (NBUFFX2_HVT)                                                0.0211                         0.0353     0.7550 r    0.85
  C_inst/n3 (net)                               3       2.2945                                             0.0000     0.7550 r    
  C_inst/U17/A2 (MUX41X1_HVT)                                     0.0000    0.0211    0.0000               0.1253     0.8803 r    0.85
  C_inst/U17/Y (MUX41X1_HVT)                                                0.0414                         0.0772     0.9575 r    0.85
  C_inst/n16 (net)                              1       0.7579                                             0.0000     0.9575 r    
  C_inst/lav_out_C3_reg/D (DFFX1_HVT)                             0.0000    0.0414    0.0000               0.0117     0.9692 r    0.85
  data arrival time                                                                                                   0.9692      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C3_reg/CLK (DFFX1_HVT)                                                                    0.0000     1.0000 r    
  library setup time                                                                                      -0.0353     0.9647      
  data required time                                                                                                  0.9647      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9647      
  data arrival time                                                                                                  -0.9692      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0045      


  Startpoint: A_inst/lav_A2D_reg_1_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: D_inst/lav_D_cin_2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_1_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_1_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[1] (net)                       1       0.6108                                             0.0000     0.0997 f    
  A_inst/lav_A2D[1] (modA)                                                                                 0.0000     0.0997 f    
  net58 (net)                                           0.6108                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/D (ISOLANDX2_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1117 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/Q (ISOLANDX2_HVT)           0.0178                         0.0285     0.1402 f    1.16
  lav_A2D[1] (net)                              5       2.1916                                             0.0000     0.1402 f    
  D_inst/lav_A2D[1] (modD)                                                                                 0.0000     0.1402 f    
  D_inst/lav_A2D[1] (net)                               2.1916                                             0.0000     0.1402 f    
  D_inst/U10/A (INVX0_HVT)                                        0.0000    0.0178    0.0000               0.3042     0.4443 f    1.16
  D_inst/U10/Y (INVX0_HVT)                                                  0.0163                         0.0131     0.4574 r    1.16
  D_inst/n4 (net)                               2       1.5730                                             0.0000     0.4574 r    
  D_inst/U11/A2 (OA22X1_HVT)                                      0.0000    0.0163    0.0000               0.0541     0.5115 r    1.16
  D_inst/U11/Y (OA22X1_HVT)                                                 0.0208                         0.0342     0.5458 r    1.16
  D_inst/n15 (net)                              2       1.5976                                             0.0000     0.5458 r    
  D_inst/U32/A1 (AND2X1_HVT)                                      0.0000    0.0208    0.0000               0.0549     0.6007 r    1.16
  D_inst/U32/Y (AND2X1_HVT)                                                 0.0139                         0.0218     0.6225 r    1.16
  D_inst/n14 (net)                              1       0.7552                                             0.0000     0.6225 r    
  D_inst/U31/A2 (AND2X1_HVT)                                      0.0000    0.0139    0.0000               0.0116     0.6341 r    1.16
  D_inst/U31/Y (AND2X1_HVT)                                                 0.0124                         0.0213     0.6555 r    1.16
  D_inst/n35 (net)                              1       0.7552                                             0.0000     0.6555 r    
  D_inst/U49/A2 (AND2X1_HVT)                                      0.0000    0.0124    0.0000               0.0116     0.6671 r    1.16
  D_inst/U49/Y (AND2X1_HVT)                                                 0.0128                         0.0214     0.6885 r    1.16
  D_inst/n37 (net)                              1       0.8095                                             0.0000     0.6885 r    
  D_inst/U20/A1 (AND2X1_HVT)                                      0.0000    0.0128    0.0000               0.0125     0.7009 r    1.16
  D_inst/U20/Y (AND2X1_HVT)                                                 0.0159                         0.0236     0.7245 r    1.16
  D_inst/n50 (net)                              2       1.6166                                             0.0000     0.7245 r    
  D_inst/U9/A (NBUFFX2_HVT)                                       0.0000    0.0159    0.0000               0.0556     0.7801 r    1.16
  D_inst/U9/Y (NBUFFX2_HVT)                                                 0.0135                         0.0216     0.8018 r    1.16
  D_inst/n8 (net)                               2       1.5779                                             0.0000     0.8018 r    
  D_inst/U17/A (NBUFFX2_HVT)                                      0.0000    0.0135    0.0000               0.0543     0.8560 r    1.16
  D_inst/U17/Y (NBUFFX2_HVT)                                                0.0130                         0.0211     0.8772 r    1.16
  D_inst/n7 (net)                               2       1.5318                                             0.0000     0.8772 r    
  D_inst/U52/A2 (AO22X1_HVT)                                      0.0000    0.0130    0.0000               0.0527     0.9299 r    1.16
  D_inst/U52/Y (AO22X1_HVT)                                                 0.0212                         0.0368     0.9667 r    1.16
  D_inst/n45 (net)                              1       0.7532                                             0.0000     0.9667 r    
  D_inst/lav_D_cin_2A_reg/D (DFFX1_HVT)                           0.0000    0.0212    0.0000               0.0116     0.9783 r    1.16
  data arrival time                                                                                                   0.9783      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  D_inst/lav_D_cin_2A_reg/CLK (DFFX1_HVT)                                                                  0.0000     1.0000 r    
  library setup time                                                                                      -0.0191     0.9809      
  data required time                                                                                                  0.9809      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9809      
  data arrival time                                                                                                  -0.9783      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0027      


  Startpoint: B_inst/lav_done_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: D_inst/lav_Dout_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/lav_done_reg/CLK (DFFX2_HVT)                             0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/lav_done_reg/QN (DFFX2_HVT)                                        0.0427                         0.1013     0.1213 r    0.85
  B_inst/n28 (net)                              4       3.2764                                             0.0000     0.1213 r    
  B_inst/U2/A (INVX0_HVT)                                         0.0000    0.0427    0.0000               0.2493     0.3706 r    0.85
  B_inst/U2/Y (INVX0_HVT)                                                   0.0381                         0.0307     0.4013 f    0.85
  B_inst/lav_done (net)                         3       1.8441                                             0.0000     0.4013 f    
  B_inst/U21/A1 (AO221X1_HVT)                                     0.0000    0.0381    0.0000               0.1347     0.5360 f    0.85
  B_inst/U21/Y (AO221X1_HVT)                                                0.0230                         0.0630     0.5990 f    0.85
  B_inst/lav_B2D (net)                          1       0.7003                                             0.0000     0.5990 f    
  B_inst/lav_B2D (modB)                                                                                    0.0000     0.5990 f    
  net68 (net)                                           0.7003                                             0.0000     0.5990 f    
  snps_pd_modB__iso_B2DTop2_snps_lav_B2D_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0230    0.0000               0.0138     0.6128 f    0.85
  snps_pd_modB__iso_B2DTop2_snps_lav_B2D_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0357                         0.0509     0.6637 f    0.85
  n22 (net)                                     2       2.9011                                             0.0000     0.6637 f    
  lav_B2D_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0357    0.0000               0.1306     0.7943 f    0.85
  lav_B2D_UPF_LS/Y (LSUPX1_HVT)                                             0.0169                         0.0770     0.8713 f    1.16
  n11 (net)                                     1       0.6407                                             0.0000     0.8713 f    
  D_inst/lav_B2D (modD)                                                                                    0.0000     0.8713 f    
  D_inst/lav_B2D (net)                                  0.6407                                             0.0000     0.8713 f    
  D_inst/U53/A1 (OR2X1_HVT)                                       0.0000    0.0169    0.0000               0.0126     0.8839 f    1.16
  D_inst/U53/Y (OR2X1_HVT)                                                  0.0147                         0.0235     0.9074 f    1.16
  D_inst/n51 (net)                              1       1.3337                                             0.0000     0.9074 f    
  D_inst/U54/S0 (MUX21X1_HVT)                                     0.0000    0.0147    0.0000               0.0205     0.9280 f    1.16
  D_inst/U54/Y (MUX21X1_HVT)                                                0.0220                         0.0345     0.9624 r    1.16
  D_inst/N4 (net)                               1       0.7532                                             0.0000     0.9624 r    
  D_inst/lav_Dout_reg/D (DFFX1_HVT)                               0.0000    0.0220    0.0000               0.0116     0.9740 r    1.16
  data arrival time                                                                                                   0.9740      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  D_inst/lav_Dout_reg/CLK (DFFX1_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0193     0.9807      
  data required time                                                                                                  0.9807      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9807      
  data arrival time                                                                                                  -0.9740      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0067      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_6_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 f    
  lav_en (net)                                  1       0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 f    
  B_inst/lav_notEN (net)                                0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0121     0.1333 f    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0244                         0.0298     0.1632 f    0.85
  B_inst/n36 (net)                              3       2.4586                                             0.0000     0.1632 f    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0244    0.0000               0.1342     0.2974 f    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0246                         0.0221     0.3195 r    0.85
  B_inst/n7 (net)                               2       1.6496                                             0.0000     0.3195 r    
  B_inst/U10/A (INVX0_HVT)                                        0.0000    0.0246    0.0000               0.0567     0.3762 r    0.85
  B_inst/U10/Y (INVX0_HVT)                                                  0.0289                         0.0247     0.4009 f    0.85
  B_inst/n21 (net)                              2       1.5928                                             0.0000     0.4009 f    
  B_inst/U8/A (INVX0_HVT)                                         0.0000    0.0289    0.0000               0.0548     0.4557 f    0.85
  B_inst/U8/Y (INVX0_HVT)                                                   0.0441                         0.0380     0.4937 r    0.85
  B_inst/n9 (net)                               5       4.0999                                             0.0000     0.4937 r    
  B_inst/U15/A3 (AO22X1_HVT)                                      0.0000    0.0441    0.0000               0.4059     0.8996 r    0.85
  B_inst/U15/Y (AO22X1_HVT)                                                 0.0291                         0.0468     0.9464 r    0.85
  B_inst/n17 (net)                              1       0.7579                                             0.0000     0.9464 r    
  B_inst/i_reg_6_/D (DFFX1_HVT)                                   0.0000    0.0291    0.0000               0.0117     0.9580 r    0.85
  data arrival time                                                                                                   0.9580      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0325     0.9675      
  data required time                                                                                                  0.9675      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9675      
  data arrival time                                                                                                  -0.9580      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0095      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_4_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 f    
  lav_en (net)                                  1       0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 f    
  B_inst/lav_notEN (net)                                0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0121     0.1333 f    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0244                         0.0298     0.1632 f    0.85
  B_inst/n36 (net)                              3       2.4586                                             0.0000     0.1632 f    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0244    0.0000               0.1342     0.2974 f    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0246                         0.0221     0.3195 r    0.85
  B_inst/n7 (net)                               2       1.6496                                             0.0000     0.3195 r    
  B_inst/U10/A (INVX0_HVT)                                        0.0000    0.0246    0.0000               0.0567     0.3762 r    0.85
  B_inst/U10/Y (INVX0_HVT)                                                  0.0289                         0.0247     0.4009 f    0.85
  B_inst/n21 (net)                              2       1.5928                                             0.0000     0.4009 f    
  B_inst/U8/A (INVX0_HVT)                                         0.0000    0.0289    0.0000               0.0548     0.4557 f    0.85
  B_inst/U8/Y (INVX0_HVT)                                                   0.0441                         0.0380     0.4937 r    0.85
  B_inst/n9 (net)                               5       4.0999                                             0.0000     0.4937 r    
  B_inst/U26/A3 (AO22X1_HVT)                                      0.0000    0.0441    0.0000               0.4059     0.8996 r    0.85
  B_inst/U26/Y (AO22X1_HVT)                                                 0.0291                         0.0468     0.9464 r    0.85
  B_inst/n15 (net)                              1       0.7579                                             0.0000     0.9464 r    
  B_inst/i_reg_4_/D (DFFX1_HVT)                                   0.0000    0.0291    0.0000               0.0117     0.9580 r    0.85
  data arrival time                                                                                                   0.9580      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_4_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0325     0.9675      
  data required time                                                                                                  0.9675      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9675      
  data arrival time                                                                                                  -0.9580      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0095      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 f    
  lav_en (net)                                  1       0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 f    
  B_inst/lav_notEN (net)                                0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0121     0.1333 f    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0244                         0.0298     0.1632 f    0.85
  B_inst/n36 (net)                              3       2.4586                                             0.0000     0.1632 f    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0244    0.0000               0.1342     0.2974 f    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0246                         0.0221     0.3195 r    0.85
  B_inst/n7 (net)                               2       1.6496                                             0.0000     0.3195 r    
  B_inst/U10/A (INVX0_HVT)                                        0.0000    0.0246    0.0000               0.0567     0.3762 r    0.85
  B_inst/U10/Y (INVX0_HVT)                                                  0.0289                         0.0247     0.4009 f    0.85
  B_inst/n21 (net)                              2       1.5928                                             0.0000     0.4009 f    
  B_inst/U8/A (INVX0_HVT)                                         0.0000    0.0289    0.0000               0.0548     0.4557 f    0.85
  B_inst/U8/Y (INVX0_HVT)                                                   0.0441                         0.0380     0.4937 r    0.85
  B_inst/n9 (net)                               5       4.0999                                             0.0000     0.4937 r    
  B_inst/U24/A3 (AO22X1_HVT)                                      0.0000    0.0441    0.0000               0.4059     0.8996 r    0.85
  B_inst/U24/Y (AO22X1_HVT)                                                 0.0291                         0.0468     0.9464 r    0.85
  B_inst/n12 (net)                              1       0.7579                                             0.0000     0.9464 r    
  B_inst/i_reg_1_/D (DFFX1_HVT)                                   0.0000    0.0291    0.0000               0.0117     0.9580 r    0.85
  data arrival time                                                                                                   0.9580      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_1_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0325     0.9675      
  data required time                                                                                                  0.9675      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9675      
  data arrival time                                                                                                  -0.9580      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0095      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_0_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 f    
  lav_en (net)                                  1       0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 f    
  B_inst/lav_notEN (net)                                0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0121     0.1333 f    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0244                         0.0298     0.1632 f    0.85
  B_inst/n36 (net)                              3       2.4586                                             0.0000     0.1632 f    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0244    0.0000               0.1342     0.2974 f    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0246                         0.0221     0.3195 r    0.85
  B_inst/n7 (net)                               2       1.6496                                             0.0000     0.3195 r    
  B_inst/U10/A (INVX0_HVT)                                        0.0000    0.0246    0.0000               0.0567     0.3762 r    0.85
  B_inst/U10/Y (INVX0_HVT)                                                  0.0289                         0.0247     0.4009 f    0.85
  B_inst/n21 (net)                              2       1.5928                                             0.0000     0.4009 f    
  B_inst/U8/A (INVX0_HVT)                                         0.0000    0.0289    0.0000               0.0548     0.4557 f    0.85
  B_inst/U8/Y (INVX0_HVT)                                                   0.0441                         0.0380     0.4937 r    0.85
  B_inst/n9 (net)                               5       4.0999                                             0.0000     0.4937 r    
  B_inst/U23/A3 (AO22X1_HVT)                                      0.0000    0.0441    0.0000               0.4059     0.8996 r    0.85
  B_inst/U23/Y (AO22X1_HVT)                                                 0.0291                         0.0468     0.9464 r    0.85
  B_inst/n11 (net)                              1       0.7579                                             0.0000     0.9464 r    
  B_inst/i_reg_0_/D (DFFX1_HVT)                                   0.0000    0.0291    0.0000               0.0117     0.9580 r    0.85
  data arrival time                                                                                                   0.9580      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_0_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0325     0.9675      
  data required time                                                                                                  0.9675      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9675      
  data arrival time                                                                                                  -0.9580      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0095      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_3_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 f    
  lav_en (net)                                  1       0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 f    
  B_inst/lav_notEN (net)                                0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0121     0.1333 f    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0244                         0.0298     0.1632 f    0.85
  B_inst/n36 (net)                              3       2.4586                                             0.0000     0.1632 f    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0244    0.0000               0.1342     0.2974 f    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0246                         0.0221     0.3195 r    0.85
  B_inst/n7 (net)                               2       1.6496                                             0.0000     0.3195 r    
  B_inst/U10/A (INVX0_HVT)                                        0.0000    0.0246    0.0000               0.0567     0.3762 r    0.85
  B_inst/U10/Y (INVX0_HVT)                                                  0.0289                         0.0247     0.4009 f    0.85
  B_inst/n21 (net)                              2       1.5928                                             0.0000     0.4009 f    
  B_inst/U8/A (INVX0_HVT)                                         0.0000    0.0289    0.0000               0.0548     0.4557 f    0.85
  B_inst/U8/Y (INVX0_HVT)                                                   0.0441                         0.0380     0.4937 r    0.85
  B_inst/n9 (net)                               5       4.0999                                             0.0000     0.4937 r    
  B_inst/U25/A3 (AO22X1_HVT)                                      0.0000    0.0441    0.0000               0.4059     0.8996 r    0.85
  B_inst/U25/Y (AO22X1_HVT)                                                 0.0288                         0.0468     0.9464 r    0.85
  B_inst/n14 (net)                              1       0.7579                                             0.0000     0.9464 r    
  B_inst/i_reg_3_/D (DFFX1_HVT)                                   0.0000    0.0288    0.0000               0.0117     0.9580 r    0.85
  data arrival time                                                                                                   0.9580      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_3_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0324     0.9676      
  data required time                                                                                                  0.9676      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9676      
  data arrival time                                                                                                  -0.9580      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0095      


  Startpoint: A_inst/lav_P_reg_3_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_5_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                          0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_P_reg_3_/Q (DFFSSRX1_HVT)                                      0.0283                         0.0895     0.1095 f    1.16
  A_inst/lav_P[3] (net)                         5       2.8634                                             0.0000     0.1095 f    
  A_inst/U25/A1 (AND2X1_HVT)                                      0.0000    0.0283    0.0000               0.3974     0.5069 f    1.16
  A_inst/U25/Y (AND2X1_HVT)                                                 0.0271                         0.0323     0.5392 f    1.16
  A_inst/n24 (net)                              5       2.8262                                             0.0000     0.5392 f    
  A_inst/U28/A1 (AO221X1_HVT)                                     0.0000    0.0271    0.0000               0.3922     0.9314 f    1.16
  A_inst/U28/Y (AO221X1_HVT)                                                0.0152                         0.0358     0.9672 f    1.16
  A_inst/N50 (net)                              1       0.5613                                             0.0000     0.9672 f    
  A_inst/lav_C_reg_5_/D (DFFX1_HVT)                               0.0000    0.0152    0.0000               0.0111     0.9783 f    1.16
  data arrival time                                                                                                   0.9783      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_5_/CLK (DFFX1_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0099     0.9901      
  data required time                                                                                                  0.9901      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9901      
  data arrival time                                                                                                  -0.9783      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0118      


  Startpoint: A_inst/lav_P_reg_3_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_7_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                          0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_P_reg_3_/Q (DFFSSRX1_HVT)                                      0.0283                         0.0895     0.1095 f    1.16
  A_inst/lav_P[3] (net)                         5       2.8634                                             0.0000     0.1095 f    
  A_inst/U25/A1 (AND2X1_HVT)                                      0.0000    0.0283    0.0000               0.3974     0.5069 f    1.16
  A_inst/U25/Y (AND2X1_HVT)                                                 0.0271                         0.0323     0.5392 f    1.16
  A_inst/n24 (net)                              5       2.8262                                             0.0000     0.5392 f    
  A_inst/U31/A1 (AO221X1_HVT)                                     0.0000    0.0271    0.0000               0.3922     0.9314 f    1.16
  A_inst/U31/Y (AO221X1_HVT)                                                0.0150                         0.0358     0.9672 f    1.16
  A_inst/N52 (net)                              1       0.5613                                             0.0000     0.9672 f    
  A_inst/lav_C_reg_7_/D (DFFX1_HVT)                               0.0000    0.0150    0.0000               0.0111     0.9783 f    1.16
  data arrival time                                                                                                   0.9783      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_7_/CLK (DFFX1_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0098     0.9902      
  data required time                                                                                                  0.9902      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9902      
  data arrival time                                                                                                  -0.9783      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0119      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C2B_2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0219                         0.0791     0.3476 r    0.85
  B_inst/n1 (net)                               2       1.5847                                             0.0000     0.3476 r    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0219    0.0000               0.0545     0.4021 r    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0180                         0.0572     0.4593 f    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.7003                                             0.0000     0.4593 f    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4593 f    
  net67 (net)                                           0.7003                                             0.0000     0.4593 f    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0180    0.0000               0.0138     0.4731 f    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0267                         0.0424     0.5155 f    0.85
  lav_B_out0_2C (net)                           3       1.7411                                             0.0000     0.5155 f    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5155 f    
  C_inst/lav_in1[2] (net)                               1.7411                                             0.0000     0.5155 f    
  C_inst/U3/A (INVX0_HVT)                                         0.0000    0.0267    0.0000               0.1272     0.6427 f    0.85
  C_inst/U3/Y (INVX0_HVT)                                                   0.0251                         0.0224     0.6651 r    0.85
  C_inst/n5 (net)                               2       1.5879                                             0.0000     0.6651 r    
  C_inst/U11/A (NBUFFX2_HVT)                                      0.0000    0.0251    0.0000               0.0546     0.7197 r    0.85
  C_inst/U11/Y (NBUFFX2_HVT)                                                0.0211                         0.0353     0.7550 r    0.85
  C_inst/n3 (net)                               3       2.2945                                             0.0000     0.7550 r    
  C_inst/U16/A4 (OA222X1_HVT)                                     0.0000    0.0211    0.0000               0.1253     0.8803 r    0.85
  C_inst/U16/Y (OA222X1_HVT)                                                0.0355                         0.0589     0.9392 r    0.85
  C_inst/n14 (net)                              1       0.7579                                             0.0000     0.9392 r    
  C_inst/lav_out_C2B_2_reg/D (DFFX1_HVT)                          0.0000    0.0355    0.0000               0.0117     0.9508 r    0.85
  data arrival time                                                                                                   0.9508      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C2B_2_reg/CLK (DFFX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0340     0.9660      
  data required time                                                                                                  0.9660      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9660      
  data arrival time                                                                                                  -0.9508      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0152      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_6_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  lav_B2A_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  lav_B2A_UPF_LS/Y (LSUPX1_HVT)                                             0.0168                         0.0753     0.6380 f    1.16
  n8 (net)                                      1       0.6134                                             0.0000     0.6380 f    
  A_inst/lav_B2A (modA)                                                                                    0.0000     0.6380 f    
  A_inst/lav_B2A (net)                                  0.6134                                             0.0000     0.6380 f    
  A_inst/U3/A2 (NOR3X0_HVT)                                       0.0000    0.0168    0.0000               0.0121     0.6501 f    1.16
  A_inst/U3/Y (NOR3X0_HVT)                                                  0.0131                         0.0351     0.6851 r    1.16
  A_inst/n1 (net)                               2       1.1570                                             0.0000     0.6851 r    
  A_inst/U7/A (NBUFFX2_HVT)                                       0.0000    0.0131    0.0000               0.0521     0.7372 r    1.16
  A_inst/U7/Y (NBUFFX2_HVT)                                                 0.0144                         0.0225     0.7597 r    1.16
  A_inst/n26 (net)                              3       2.5514                                             0.0000     0.7597 r    
  A_inst/lav_A2D_reg_6_/RSTB (DFFSSRX1_HVT)                       0.0000    0.0144    0.0000               0.1864     0.9461 r    1.16
  data arrival time                                                                                                   0.9461      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_6_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0357     0.9643      
  data required time                                                                                                  0.9643      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9643      
  data arrival time                                                                                                  -0.9461      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0182      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_5_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  lav_B2A_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  lav_B2A_UPF_LS/Y (LSUPX1_HVT)                                             0.0168                         0.0753     0.6380 f    1.16
  n8 (net)                                      1       0.6134                                             0.0000     0.6380 f    
  A_inst/lav_B2A (modA)                                                                                    0.0000     0.6380 f    
  A_inst/lav_B2A (net)                                  0.6134                                             0.0000     0.6380 f    
  A_inst/U3/A2 (NOR3X0_HVT)                                       0.0000    0.0168    0.0000               0.0121     0.6501 f    1.16
  A_inst/U3/Y (NOR3X0_HVT)                                                  0.0131                         0.0351     0.6851 r    1.16
  A_inst/n1 (net)                               2       1.1570                                             0.0000     0.6851 r    
  A_inst/U7/A (NBUFFX2_HVT)                                       0.0000    0.0131    0.0000               0.0521     0.7372 r    1.16
  A_inst/U7/Y (NBUFFX2_HVT)                                                 0.0144                         0.0225     0.7597 r    1.16
  A_inst/n26 (net)                              3       2.5514                                             0.0000     0.7597 r    
  A_inst/lav_A2D_reg_5_/RSTB (DFFSSRX1_HVT)                       0.0000    0.0144    0.0000               0.1864     0.9461 r    1.16
  data arrival time                                                                                                   0.9461      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_5_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0357     0.9643      
  data required time                                                                                                  0.9643      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9643      
  data arrival time                                                                                                  -0.9461      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0182      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_4_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  lav_B2A_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  lav_B2A_UPF_LS/Y (LSUPX1_HVT)                                             0.0168                         0.0753     0.6380 f    1.16
  n8 (net)                                      1       0.6134                                             0.0000     0.6380 f    
  A_inst/lav_B2A (modA)                                                                                    0.0000     0.6380 f    
  A_inst/lav_B2A (net)                                  0.6134                                             0.0000     0.6380 f    
  A_inst/U3/A2 (NOR3X0_HVT)                                       0.0000    0.0168    0.0000               0.0121     0.6501 f    1.16
  A_inst/U3/Y (NOR3X0_HVT)                                                  0.0131                         0.0351     0.6851 r    1.16
  A_inst/n1 (net)                               2       1.1570                                             0.0000     0.6851 r    
  A_inst/U7/A (NBUFFX2_HVT)                                       0.0000    0.0131    0.0000               0.0521     0.7372 r    1.16
  A_inst/U7/Y (NBUFFX2_HVT)                                                 0.0144                         0.0225     0.7597 r    1.16
  A_inst/n26 (net)                              3       2.5514                                             0.0000     0.7597 r    
  A_inst/lav_A2D_reg_4_/RSTB (DFFSSRX1_HVT)                       0.0000    0.0144    0.0000               0.1864     0.9461 r    1.16
  data arrival time                                                                                                   0.9461      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_4_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0357     0.9643      
  data required time                                                                                                  0.9643      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9643      
  data arrival time                                                                                                  -0.9461      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0182      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_3_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  lav_B2A_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  lav_B2A_UPF_LS/Y (LSUPX1_HVT)                                             0.0168                         0.0753     0.6380 f    1.16
  n8 (net)                                      1       0.6134                                             0.0000     0.6380 f    
  A_inst/lav_B2A (modA)                                                                                    0.0000     0.6380 f    
  A_inst/lav_B2A (net)                                  0.6134                                             0.0000     0.6380 f    
  A_inst/U3/A2 (NOR3X0_HVT)                                       0.0000    0.0168    0.0000               0.0121     0.6501 f    1.16
  A_inst/U3/Y (NOR3X0_HVT)                                                  0.0131                         0.0351     0.6851 r    1.16
  A_inst/n1 (net)                               2       1.1570                                             0.0000     0.6851 r    
  A_inst/U6/A (NBUFFX2_HVT)                                       0.0000    0.0131    0.0000               0.0521     0.7372 r    1.16
  A_inst/U6/Y (NBUFFX2_HVT)                                                 0.0144                         0.0225     0.7597 r    1.16
  A_inst/n25 (net)                              3       2.5514                                             0.0000     0.7597 r    
  A_inst/lav_A2D_reg_3_/RSTB (DFFSSRX1_HVT)                       0.0000    0.0144    0.0000               0.1864     0.9461 r    1.16
  data arrival time                                                                                                   0.9461      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_3_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0357     0.9643      
  data required time                                                                                                  0.9643      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9643      
  data arrival time                                                                                                  -0.9461      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0182      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  lav_B2A_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  lav_B2A_UPF_LS/Y (LSUPX1_HVT)                                             0.0168                         0.0753     0.6380 f    1.16
  n8 (net)                                      1       0.6134                                             0.0000     0.6380 f    
  A_inst/lav_B2A (modA)                                                                                    0.0000     0.6380 f    
  A_inst/lav_B2A (net)                                  0.6134                                             0.0000     0.6380 f    
  A_inst/U3/A2 (NOR3X0_HVT)                                       0.0000    0.0168    0.0000               0.0121     0.6501 f    1.16
  A_inst/U3/Y (NOR3X0_HVT)                                                  0.0131                         0.0351     0.6851 r    1.16
  A_inst/n1 (net)                               2       1.1570                                             0.0000     0.6851 r    
  A_inst/U6/A (NBUFFX2_HVT)                                       0.0000    0.0131    0.0000               0.0521     0.7372 r    1.16
  A_inst/U6/Y (NBUFFX2_HVT)                                                 0.0144                         0.0225     0.7597 r    1.16
  A_inst/n25 (net)                              3       2.5514                                             0.0000     0.7597 r    
  A_inst/lav_A2D_reg_2_/RSTB (DFFSSRX1_HVT)                       0.0000    0.0144    0.0000               0.1864     0.9461 r    1.16
  data arrival time                                                                                                   0.9461      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_2_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0357     0.9643      
  data required time                                                                                                  0.9643      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9643      
  data arrival time                                                                                                  -0.9461      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0182      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  lav_B2A_UPF_LS/A (LSUPX1_HVT)                                   0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  lav_B2A_UPF_LS/Y (LSUPX1_HVT)                                             0.0168                         0.0753     0.6380 f    1.16
  n8 (net)                                      1       0.6134                                             0.0000     0.6380 f    
  A_inst/lav_B2A (modA)                                                                                    0.0000     0.6380 f    
  A_inst/lav_B2A (net)                                  0.6134                                             0.0000     0.6380 f    
  A_inst/U3/A2 (NOR3X0_HVT)                                       0.0000    0.0168    0.0000               0.0121     0.6501 f    1.16
  A_inst/U3/Y (NOR3X0_HVT)                                                  0.0131                         0.0351     0.6851 r    1.16
  A_inst/n1 (net)                               2       1.1570                                             0.0000     0.6851 r    
  A_inst/U6/A (NBUFFX2_HVT)                                       0.0000    0.0131    0.0000               0.0521     0.7372 r    1.16
  A_inst/U6/Y (NBUFFX2_HVT)                                                 0.0144                         0.0225     0.7597 r    1.16
  A_inst/n25 (net)                              3       2.5514                                             0.0000     0.7597 r    
  A_inst/lav_A2D_reg_1_/RSTB (DFFSSRX1_HVT)                       0.0000    0.0144    0.0000               0.1864     0.9461 r    1.16
  data arrival time                                                                                                   0.9461      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_1_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0357     0.9643      
  data required time                                                                                                  0.9643      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9643      
  data arrival time                                                                                                  -0.9461      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0182      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C2B_5_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0283                         0.1112     0.1312 r    0.85
  B_inst/i[6] (net)                             3       2.3270                                             0.0000     0.1312 r    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0283    0.0000               0.1270     0.2583 r    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0264                         0.0894     0.3477 f    0.85
  B_inst/n1 (net)                               2       1.5760                                             0.0000     0.3477 f    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0264    0.0000               0.0542     0.4019 f    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0157                         0.0528     0.4546 r    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.6956                                             0.0000     0.4546 r    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4546 r    
  net67 (net)                                           0.6956                                             0.0000     0.4546 r    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0157    0.0000               0.0137     0.4684 r    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0225                         0.0406     0.5089 r    0.85
  lav_B_out0_2C (net)                           3       1.7252                                             0.0000     0.5089 r    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5089 r    
  C_inst/lav_in1[2] (net)                               1.7252                                             0.0000     0.5089 r    
  C_inst/U10/A (NBUFFX2_HVT)                                      0.0000    0.0225    0.0000               0.1260     0.6350 r    0.85
  C_inst/U10/Y (NBUFFX2_HVT)                                                0.0209                         0.0347     0.6697 r    0.85
  C_inst/n4 (net)                               3       2.3547                                             0.0000     0.6697 r    
  C_inst/U14/A1 (AND2X1_HVT)                                      0.0000    0.0209    0.0000               0.1286     0.7982 r    0.85
  C_inst/U14/Y (AND2X1_HVT)                                                 0.0283                         0.0370     0.8353 r    0.85
  C_inst/n9 (net)                               2       1.6087                                             0.0000     0.8353 r    
  C_inst/U22/A4 (AO22X1_HVT)                                      0.0000    0.0283    0.0000               0.0553     0.8906 r    0.85
  C_inst/U22/Y (AO22X1_HVT)                                                 0.0287                         0.0460     0.9366 r    0.85
  C_inst/n20 (net)                              1       0.7579                                             0.0000     0.9366 r    
  C_inst/lav_out_C2B_5_reg/D (DFFX1_HVT)                          0.0000    0.0287    0.0000               0.0117     0.9482 r    0.85
  data arrival time                                                                                                   0.9482      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C2B_5_reg/CLK (DFFX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0324     0.9676      
  data required time                                                                                                  0.9676      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9676      
  data arrival time                                                                                                  -0.9482      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0194      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C2B_3_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0283                         0.1112     0.1312 r    0.85
  B_inst/i[6] (net)                             3       2.3270                                             0.0000     0.1312 r    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0283    0.0000               0.1270     0.2583 r    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0264                         0.0894     0.3477 f    0.85
  B_inst/n1 (net)                               2       1.5760                                             0.0000     0.3477 f    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0264    0.0000               0.0542     0.4019 f    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0157                         0.0528     0.4546 r    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.6956                                             0.0000     0.4546 r    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4546 r    
  net67 (net)                                           0.6956                                             0.0000     0.4546 r    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0157    0.0000               0.0137     0.4684 r    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0225                         0.0406     0.5089 r    0.85
  lav_B_out0_2C (net)                           3       1.7252                                             0.0000     0.5089 r    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5089 r    
  C_inst/lav_in1[2] (net)                               1.7252                                             0.0000     0.5089 r    
  C_inst/U10/A (NBUFFX2_HVT)                                      0.0000    0.0225    0.0000               0.1260     0.6350 r    0.85
  C_inst/U10/Y (NBUFFX2_HVT)                                                0.0209                         0.0347     0.6697 r    0.85
  C_inst/n4 (net)                               3       2.3547                                             0.0000     0.6697 r    
  C_inst/U14/A1 (AND2X1_HVT)                                      0.0000    0.0209    0.0000               0.1286     0.7982 r    0.85
  C_inst/U14/Y (AND2X1_HVT)                                                 0.0283                         0.0370     0.8353 r    0.85
  C_inst/n9 (net)                               2       1.6087                                             0.0000     0.8353 r    
  C_inst/U15/A4 (AO22X1_HVT)                                      0.0000    0.0283    0.0000               0.0553     0.8906 r    0.85
  C_inst/U15/Y (AO22X1_HVT)                                                 0.0287                         0.0460     0.9366 r    0.85
  C_inst/n13 (net)                              1       0.7579                                             0.0000     0.9366 r    
  C_inst/lav_out_C2B_3_reg/D (DFFX1_HVT)                          0.0000    0.0287    0.0000               0.0117     0.9482 r    0.85
  data arrival time                                                                                                   0.9482      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C2B_3_reg/CLK (DFFX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0324     0.9676      
  data required time                                                                                                  0.9676      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9676      
  data arrival time                                                                                                  -0.9482      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0194      


  Startpoint: A_inst/lav_P_reg_3_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_6_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                          0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_P_reg_3_/Q (DFFSSRX1_HVT)                                      0.0283                         0.0895     0.1095 f    1.16
  A_inst/lav_P[3] (net)                         5       2.8634                                             0.0000     0.1095 f    
  A_inst/U25/A1 (AND2X1_HVT)                                      0.0000    0.0283    0.0000               0.3974     0.5069 f    1.16
  A_inst/U25/Y (AND2X1_HVT)                                                 0.0271                         0.0323     0.5392 f    1.16
  A_inst/n24 (net)                              5       2.8262                                             0.0000     0.5392 f    
  A_inst/U29/A1 (AO22X1_HVT)                                      0.0000    0.0271    0.0000               0.3922     0.9314 f    1.16
  A_inst/U29/Y (AO22X1_HVT)                                                 0.0176                         0.0274     0.9588 f    1.16
  A_inst/N51 (net)                              1       0.5613                                             0.0000     0.9588 f    
  A_inst/lav_C_reg_6_/D (DFFX1_HVT)                               0.0000    0.0176    0.0000               0.0111     0.9699 f    1.16
  data arrival time                                                                                                   0.9699      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_6_/CLK (DFFX1_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0105     0.9895      
  data required time                                                                                                  0.9895      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9895      
  data arrival time                                                                                                  -0.9699      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0196      


  Startpoint: B_inst/lav_done_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_B2D (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/lav_done_reg/CLK (DFFX2_HVT)                             0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/lav_done_reg/QN (DFFX2_HVT)                                        0.0427                         0.1013     0.1213 r    0.85
  B_inst/n28 (net)                              4       3.2764                                             0.0000     0.1213 r    
  B_inst/U2/A (INVX0_HVT)                                         0.0000    0.0427    0.0000               0.2493     0.3706 r    0.85
  B_inst/U2/Y (INVX0_HVT)                                                   0.0381                         0.0307     0.4013 f    0.85
  B_inst/lav_done (net)                         3       1.8441                                             0.0000     0.4013 f    
  B_inst/U21/A1 (AO221X1_HVT)                                     0.0000    0.0381    0.0000               0.1347     0.5360 f    0.85
  B_inst/U21/Y (AO221X1_HVT)                                                0.0230                         0.0630     0.5990 f    0.85
  B_inst/lav_B2D (net)                          1       0.7003                                             0.0000     0.5990 f    
  B_inst/lav_B2D (modB)                                                                                    0.0000     0.5990 f    
  net68 (net)                                           0.7003                                             0.0000     0.5990 f    
  snps_pd_modB__iso_B2DTop2_snps_lav_B2D_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0230    0.0000               0.0138     0.6128 f    0.85
  snps_pd_modB__iso_B2DTop2_snps_lav_B2D_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0357                         0.0509     0.6637 f    0.85
  n22 (net)                                     2       2.9011                                             0.0000     0.6637 f    
  lav_B2D_1_UPF_LS/A (LSUPX1_HVT)                                 0.0000    0.0357    0.0000               0.1306     0.7943 f    0.85
  lav_B2D_1_UPF_LS/Y (LSUPX1_HVT)                                           0.0148                         0.0742     0.8685 f    1.16
  lav_B2D (net)                                 1       0.0039                                             0.0000     0.8685 f    
  lav_B2D (out)                                                   0.0000    0.0148    0.0000               0.0001     0.8686 f    
  data arrival time                                                                                                   0.8686      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.8686      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0314      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_C2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0219                         0.0791     0.3476 r    0.85
  B_inst/n1 (net)                               2       1.5847                                             0.0000     0.3476 r    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0219    0.0000               0.0545     0.4021 r    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0180                         0.0572     0.4593 f    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.7003                                             0.0000     0.4593 f    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4593 f    
  net67 (net)                                           0.7003                                             0.0000     0.4593 f    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0180    0.0000               0.0138     0.4731 f    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0267                         0.0424     0.5155 f    0.85
  lav_B_out0_2C (net)                           3       1.7411                                             0.0000     0.5155 f    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5155 f    
  C_inst/lav_in1[2] (net)                               1.7411                                             0.0000     0.5155 f    
  C_inst/U3/A (INVX0_HVT)                                         0.0000    0.0267    0.0000               0.1272     0.6427 f    0.85
  C_inst/U3/Y (INVX0_HVT)                                                   0.0251                         0.0224     0.6651 r    0.85
  C_inst/n5 (net)                               2       1.5879                                             0.0000     0.6651 r    
  C_inst/U18/A3 (AO22X1_HVT)                                      0.0000    0.0251    0.0000               0.0546     0.7197 r    0.85
  C_inst/U18/Y (AO22X1_HVT)                                                 0.0319                         0.0469     0.7666 r    0.85
  C_inst/n8 (net)                               2       1.5550                                             0.0000     0.7666 r    
  C_inst/U21/A2 (AO22X1_HVT)                                      0.0000    0.0319    0.0000               0.0535     0.8201 r    0.85
  C_inst/U21/Y (AO22X1_HVT)                                                 0.0313                         0.0598     0.8798 r    0.85
  C_inst/n19 (net)                              1       0.7579                                             0.0000     0.8798 r    
  C_inst/lav_C2A_reg/D (DFFX1_HVT)                                0.0000    0.0313    0.0000               0.0117     0.8915 r    0.85
  data arrival time                                                                                                   0.8915      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_C2A_reg/CLK (DFFX1_HVT)                                                                       0.0000     1.0000 r    
  library setup time                                                                                      -0.0330     0.9670      
  data required time                                                                                                  0.9670      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9670      
  data arrival time                                                                                                  -0.8915      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0755      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/lav_done_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 r    
  lav_en (net)                                  1       0.6122                                             0.0000     0.1212 r    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 r    
  B_inst/lav_notEN (net)                                0.6122                                             0.0000     0.1212 r    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0118     0.1330 r    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0172                         0.0275     0.1605 r    0.85
  B_inst/n36 (net)                              3       2.4398                                             0.0000     0.1605 r    
  B_inst/U11/A (INVX0_HVT)                                        0.0000    0.0172    0.0000               0.1332     0.2937 r    0.85
  B_inst/U11/Y (INVX0_HVT)                                                  0.0357                         0.0290     0.3227 f    0.85
  B_inst/n8 (net)                               3       2.4397                                             0.0000     0.3227 f    
  B_inst/U6/A (INVX0_HVT)                                         0.0000    0.0357    0.0000               0.1332     0.4559 f    0.85
  B_inst/U6/Y (INVX0_HVT)                                                   0.0396                         0.0349     0.4908 r    0.85
  B_inst/n4 (net)                               4       3.1740                                             0.0000     0.4908 r    
  B_inst/U5/A (INVX0_HVT)                                         0.0000    0.0396    0.0000               0.2415     0.7324 r    0.85
  B_inst/U5/Y (INVX0_HVT)                                                   0.0351                         0.0284     0.7608 f    0.85
  B_inst/n2 (net)                               2       1.6584                                             0.0000     0.7608 f    
  B_inst/U19/A6 (OAI222X1_HVT)                                    0.0000    0.0351    0.0000               0.0570     0.8178 f    0.85
  B_inst/U19/Y (OAI222X1_HVT)                                               0.0197                         0.0592     0.8770 r    0.85
  B_inst/n10 (net)                              1       0.7579                                             0.0000     0.8770 r    
  B_inst/lav_done_reg/D (DFFX2_HVT)                               0.0000    0.0197    0.0000               0.0117     0.8887 r    0.85
  data arrival time                                                                                                   0.8887      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/lav_done_reg/CLK (DFFX2_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0343     0.9657      
  data required time                                                                                                  0.9657      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9657      
  data arrival time                                                                                                  -0.8887      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0770      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C2_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U16/A1 (NOR4X1_HVT)                                      0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U16/Y (NOR4X1_HVT)                                                 0.0219                         0.0791     0.3476 r    0.85
  B_inst/n1 (net)                               2       1.5847                                             0.0000     0.3476 r    
  B_inst/U17/A2 (OAI22X1_HVT)                                     0.0000    0.0219    0.0000               0.0545     0.4021 r    0.85
  B_inst/U17/Y (OAI22X1_HVT)                                                0.0180                         0.0572     0.4593 f    0.85
  B_inst/lav_B_out0_2C (net)                    1       0.7003                                             0.0000     0.4593 f    
  B_inst/lav_B_out0_2C (modB)                                                                              0.0000     0.4593 f    
  net67 (net)                                           0.7003                                             0.0000     0.4593 f    
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0180    0.0000               0.0138     0.4731 f    0.85
  snps_pd_modB__iso_B2C_snps_lav_B_out0_2C_UPF_ISO/Q (ISOLANDAOX1_HVT)      0.0267                         0.0424     0.5155 f    0.85
  lav_B_out0_2C (net)                           3       1.7411                                             0.0000     0.5155 f    
  C_inst/lav_in1[2] (modC)                                                                                 0.0000     0.5155 f    
  C_inst/lav_in1[2] (net)                               1.7411                                             0.0000     0.5155 f    
  C_inst/U3/A (INVX0_HVT)                                         0.0000    0.0267    0.0000               0.1272     0.6427 f    0.85
  C_inst/U3/Y (INVX0_HVT)                                                   0.0251                         0.0224     0.6651 r    0.85
  C_inst/n5 (net)                               2       1.5879                                             0.0000     0.6651 r    
  C_inst/U18/A3 (AO22X1_HVT)                                      0.0000    0.0251    0.0000               0.0546     0.7197 r    0.85
  C_inst/U18/Y (AO22X1_HVT)                                                 0.0319                         0.0469     0.7666 r    0.85
  C_inst/n8 (net)                               2       1.5550                                             0.0000     0.7666 r    
  C_inst/U19/A4 (AO22X1_HVT)                                      0.0000    0.0319    0.0000               0.0535     0.8201 r    0.85
  C_inst/U19/Y (AO22X1_HVT)                                                 0.0313                         0.0468     0.8669 r    0.85
  C_inst/n17 (net)                              1       0.7579                                             0.0000     0.8669 r    
  C_inst/lav_out_C2_reg/D (DFFX1_HVT)                             0.0000    0.0313    0.0000               0.0117     0.8786 r    0.85
  data arrival time                                                                                                   0.8786      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C2_reg/CLK (DFFX1_HVT)                                                                    0.0000     1.0000 r    
  library setup time                                                                                      -0.0330     0.9670      
  data required time                                                                                                  0.9670      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9670      
  data arrival time                                                                                                  -0.8786      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0884      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 f    
  lav_en (net)                                  1       0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 f    
  B_inst/lav_notEN (net)                                0.6016                                             0.0000     0.1212 f    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0121     0.1333 f    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0244                         0.0298     0.1632 f    0.85
  B_inst/n36 (net)                              3       2.4586                                             0.0000     0.1632 f    
  B_inst/U11/A (INVX0_HVT)                                        0.0000    0.0244    0.0000               0.1342     0.2974 f    0.85
  B_inst/U11/Y (INVX0_HVT)                                                  0.0303                         0.0268     0.3242 r    0.85
  B_inst/n8 (net)                               3       2.4362                                             0.0000     0.3242 r    
  B_inst/U6/A (INVX0_HVT)                                         0.0000    0.0303    0.0000               0.1330     0.4572 r    0.85
  B_inst/U6/Y (INVX0_HVT)                                                   0.0467                         0.0386     0.4958 f    0.85
  B_inst/n4 (net)                               4       3.1898                                             0.0000     0.4958 f    
  B_inst/U5/A (INVX0_HVT)                                         0.0000    0.0467    0.0000               0.2428     0.7385 f    0.85
  B_inst/U5/Y (INVX0_HVT)                                                   0.0343                         0.0272     0.7658 r    0.85
  B_inst/n2 (net)                               2       1.6533                                             0.0000     0.7658 r    
  B_inst/U13/A3 (AO22X1_HVT)                                      0.0000    0.0343    0.0000               0.0569     0.8226 r    0.85
  B_inst/U13/Y (AO22X1_HVT)                                                 0.0279                         0.0448     0.8674 r    0.85
  B_inst/n13 (net)                              1       0.7579                                             0.0000     0.8674 r    
  B_inst/i_reg_2_/D (DFFX1_HVT)                                   0.0000    0.0279    0.0000               0.0117     0.8791 r    0.85
  data arrival time                                                                                                   0.8791      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_2_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0322     0.9678      
  data required time                                                                                                  0.9678      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9678      
  data arrival time                                                                                                  -0.8791      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0887      


  Startpoint: A_inst/lav_Cout_BC_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_C2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_Cout_BC_reg/CLK (DFFSSRX1_HVT)                       0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_Cout_BC_reg/Q (DFFSSRX1_HVT)                                   0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_Cout_BC (net)                      1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_Cout_BC (modA)                                                                                0.0000     0.0997 f    
  net60 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2BCTop_snps_lav_Cout_BC_UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2BCTop_snps_lav_Cout_BC_UPF_ISO/Q (ISOLANDX1_HVT)      0.0152                         0.0243     0.1361 f    1.16
  lav_Cout_BC (net)                             3       1.1098                                             0.0000     0.1361 f    
  C_inst/lav_in1[1] (modC)                                                                                 0.0000     0.1361 f    
  C_inst/lav_in1[1] (net)                               1.1098                                             0.0000     0.1361 f    
  C_inst/lav_in1_1__UPF_LS/A (LSDNSSX2_HVT)                       0.0000    0.0112    0.0000               0.0845     0.2205 f    0.85
  C_inst/lav_in1_1__UPF_LS/Y (LSDNSSX2_HVT)                                 0.0296                         0.0378     0.2583 f    0.85
  C_inst/n24 (net)                              4       3.2400                                             0.0000     0.2583 f    
  C_inst/U7/A (INVX0_HVT)                                         0.0000    0.0296    0.0000               0.2466     0.5049 f    0.85
  C_inst/U7/Y (INVX0_HVT)                                                   0.0317                         0.0285     0.5334 r    0.85
  C_inst/n6 (net)                               3       2.4006                                             0.0000     0.5334 r    
  C_inst/U8/A (INVX0_HVT)                                         0.0000    0.0317    0.0000               0.1311     0.6644 r    0.85
  C_inst/U8/Y (INVX0_HVT)                                                   0.0382                         0.0326     0.6971 f    0.85
  C_inst/n10 (net)                              3       2.3304                                             0.0000     0.6971 f    
  C_inst/U20/A2 (AO22X1_HVT)                                      0.0000    0.0382    0.0000               0.1272     0.8243 f    0.85
  C_inst/U20/Y (AO22X1_HVT)                                                 0.0294                         0.0503     0.8746 f    0.85
  C_inst/n18 (net)                              1       0.7585                                             0.0000     0.8746 f    
  C_inst/lav_C2D_reg/D (DFFX1_HVT)                                0.0000    0.0294    0.0000               0.0117     0.8863 f    0.85
  data arrival time                                                                                                   0.8863      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_C2D_reg/CLK (DFFX1_HVT)                                                                       0.0000     1.0000 r    
  library setup time                                                                                      -0.0203     0.9797      
  data required time                                                                                                  0.9797      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9797      
  data arrival time                                                                                                  -0.8863      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0934      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_5_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 r    
  lav_en (net)                                  1       0.6122                                             0.0000     0.1212 r    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 r    
  B_inst/lav_notEN (net)                                0.6122                                             0.0000     0.1212 r    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0118     0.1330 r    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0172                         0.0275     0.1605 r    0.85
  B_inst/n36 (net)                              3       2.4398                                             0.0000     0.1605 r    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0172    0.0000               0.1332     0.2937 r    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0270                         0.0231     0.3168 f    0.85
  B_inst/n7 (net)                               2       1.6538                                             0.0000     0.3168 f    
  B_inst/U7/A (INVX0_HVT)                                         0.0000    0.0270    0.0000               0.0569     0.3737 f    0.85
  B_inst/U7/Y (INVX0_HVT)                                                   0.0423                         0.0363     0.4100 r    0.85
  B_inst/n19 (net)                              5       3.9253                                             0.0000     0.4100 r    
  B_inst/U14/A1 (AO22X1_HVT)                                      0.0000    0.0423    0.0000               0.3887     0.7987 r    0.85
  B_inst/U14/Y (AO22X1_HVT)                                                 0.0291                         0.0599     0.8585 r    0.85
  B_inst/n16 (net)                              1       0.7579                                             0.0000     0.8585 r    
  B_inst/i_reg_5_/D (DFFX1_HVT)                                   0.0000    0.0291    0.0000               0.0117     0.8702 r    0.85
  data arrival time                                                                                                   0.8702      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_5_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0325     0.9675      
  data required time                                                                                                  0.9675      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9675      
  data arrival time                                                                                                  -0.8702      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0973      


  Startpoint: A_inst/lav_Cout_BC_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C1_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_Cout_BC_reg/CLK (DFFSSRX1_HVT)                       0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_Cout_BC_reg/Q (DFFSSRX1_HVT)                                   0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_Cout_BC (net)                      1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_Cout_BC (modA)                                                                                0.0000     0.0997 f    
  net60 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2BCTop_snps_lav_Cout_BC_UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2BCTop_snps_lav_Cout_BC_UPF_ISO/Q (ISOLANDX1_HVT)      0.0152                         0.0243     0.1361 f    1.16
  lav_Cout_BC (net)                             3       1.1098                                             0.0000     0.1361 f    
  C_inst/lav_in1[1] (modC)                                                                                 0.0000     0.1361 f    
  C_inst/lav_in1[1] (net)                               1.1098                                             0.0000     0.1361 f    
  C_inst/lav_in1_1__UPF_LS/A (LSDNSSX2_HVT)                       0.0000    0.0112    0.0000               0.0845     0.2205 f    0.85
  C_inst/lav_in1_1__UPF_LS/Y (LSDNSSX2_HVT)                                 0.0296                         0.0378     0.2583 f    0.85
  C_inst/n24 (net)                              4       3.2400                                             0.0000     0.2583 f    
  C_inst/U7/A (INVX0_HVT)                                         0.0000    0.0296    0.0000               0.2466     0.5049 f    0.85
  C_inst/U7/Y (INVX0_HVT)                                                   0.0317                         0.0285     0.5334 r    0.85
  C_inst/n6 (net)                               3       2.4006                                             0.0000     0.5334 r    
  C_inst/U9/A3 (AO22X1_HVT)                                       0.0000    0.0317    0.0000               0.1311     0.6644 r    0.85
  C_inst/U9/Y (AO22X1_HVT)                                                  0.0444                         0.0604     0.7248 r    0.85
  C_inst/n11 (net)                              2       4.0788                                             0.0000     0.7248 r    
  C_inst/lav_out_C1_reg/D (DFFX1_HVT)                             0.0000    0.0444    0.0000               0.1403     0.8651 r    0.85
  data arrival time                                                                                                   0.8651      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C1_reg/CLK (DFFX1_HVT)                                                                    0.0000     1.0000 r    
  library setup time                                                                                      -0.0360     0.9640      
  data required time                                                                                                  0.9640      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9640      
  data arrival time                                                                                                  -0.8651      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0989      


  Startpoint: B_inst/i_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_B2A (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/i_reg_6_/CLK (DFFX1_HVT)                                 0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/i_reg_6_/Q (DFFX1_HVT)                                             0.0334                         0.1197     0.1397 f    0.85
  B_inst/i[6] (net)                             3       2.3598                                             0.0000     0.1397 f    
  B_inst/U3/A1 (OR4X1_HVT)                                        0.0000    0.0334    0.0000               0.1288     0.2685 f    0.85
  B_inst/U3/Y (OR4X1_HVT)                                                   0.0157                         0.0869     0.3554 f    0.85
  B_inst/n6 (net)                               1       0.7314                                             0.0000     0.3554 f    
  B_inst/U22/A2 (AO22X1_HVT)                                      0.0000    0.0157    0.0000               0.0113     0.3666 f    0.85
  B_inst/U22/Y (AO22X1_HVT)                                                 0.0206                         0.0420     0.4086 f    0.85
  B_inst/lav_B2A (net)                          1       0.7003                                             0.0000     0.4086 f    
  B_inst/lav_B2A (modB)                                                                                    0.0000     0.4086 f    
  net50 (net)                                           0.7003                                             0.0000     0.4086 f    
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0206    0.0000               0.0138     0.4225 f    0.85
  snps_pd_modB__iso_B2ATop1_snps_lav_B2A_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0293                         0.0455     0.4680 f    0.85
  n21 (net)                                     2       2.1023                                             0.0000     0.4680 f    
  U5/A (AOBUFX1_HVT)                                              0.0000    0.0293    0.0000               0.0946     0.5626 f    0.85
  U5/Y (AOBUFX1_HVT)                                                        0.0213                         0.0336     0.5962 f    0.85
  n4 (net)                                      1       1.4500                                             0.0000     0.5962 f    
  lav_B2A_1_UPF_LS/A (LSUPX1_HVT)                                 0.0000    0.0213    0.0000               0.0286     0.6248 f    0.85
  lav_B2A_1_UPF_LS/Y (LSUPX1_HVT)                                           0.0148                         0.0705     0.6953 f    1.16
  lav_B2A (net)                                 1       0.0039                                             0.0000     0.6953 f    
  lav_B2A (out)                                                   0.0000    0.0148    0.0000               0.0001     0.6954 f    
  data arrival time                                                                                                   0.6954      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.6954      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2046      


  Startpoint: B_inst/lav_done_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_done (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  B_inst/lav_done_reg/CLK (DFFX2_HVT)                             0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  B_inst/lav_done_reg/QN (DFFX2_HVT)                                        0.0427                         0.1013     0.1213 r    0.85
  B_inst/n28 (net)                              4       3.2764                                             0.0000     0.1213 r    
  B_inst/U2/A (INVX0_HVT)                                         0.0000    0.0427    0.0000               0.2493     0.3706 r    0.85
  B_inst/U2/Y (INVX0_HVT)                                                   0.0381                         0.0307     0.4013 f    0.85
  B_inst/lav_done (net)                         3       1.8441                                             0.0000     0.4013 f    
  B_inst/lav_done (modB)                                                                                   0.0000     0.4013 f    
  net69 (net)                                           1.8441                                             0.0000     0.4013 f    
  snps_pd_modB__iso_B2Top3_snps_lav_done_UPF_ISO/D (ISOLANDAOX1_HVT)
                                                                  0.0000    0.0381    0.0000               0.1347     0.5360 f    0.85
  snps_pd_modB__iso_B2Top3_snps_lav_done_UPF_ISO/Q (ISOLANDAOX1_HVT)        0.0246                         0.0483     0.5843 f    0.85
  n26 (net)                                     1       1.4500                                             0.0000     0.5843 f    
  lav_done_UPF_LS/A (LSUPX1_HVT)                                  0.0000    0.0246    0.0000               0.0286     0.6129 f    0.85
  lav_done_UPF_LS/Y (LSUPX1_HVT)                                            0.0148                         0.0714     0.6843 f    1.16
  lav_done (net)                                1       0.0039                                             0.0000     0.6843 f    
  lav_done (out)                                                  0.0000    0.0148    0.0000               0.0001     0.6844 f    
  data arrival time                                                                                                   0.6844      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.6844      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2156      


  Startpoint: A_inst/lav_P_reg_3_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                          0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_P_reg_3_/Q (DFFSSRX1_HVT)                                      0.0283                         0.0895     0.1095 f    1.16
  A_inst/lav_P[3] (net)                         5       2.8634                                             0.0000     0.1095 f    
  A_inst/U21/A5 (OA221X1_HVT)                                     0.0000    0.0283    0.0000               0.3974     0.5069 f    1.16
  A_inst/U21/Y (OA221X1_HVT)                                                0.0200                         0.0317     0.5386 f    1.16
  A_inst/n3 (net)                               1       0.7127                                             0.0000     0.5386 f    
  A_inst/U22/A2 (OR2X1_HVT)                                       0.0000    0.0200    0.0000               0.0141     0.5526 f    1.16
  A_inst/U22/Y (OR2X1_HVT)                                                  0.0173                         0.0229     0.5755 f    1.16
  A_inst/n5 (net)                               3       1.6802                                             0.0000     0.5755 f    
  A_inst/U24/A1 (OA221X1_HVT)                                     0.0000    0.0173    0.0000               0.1227     0.6983 f    1.16
  A_inst/U24/Y (OA221X1_HVT)                                                0.0197                         0.0370     0.7353 f    1.16
  A_inst/N49 (net)                              1       0.5613                                             0.0000     0.7353 f    
  A_inst/lav_C_reg_2_/D (DFFX1_HVT)                               0.0000    0.0197    0.0000               0.0111     0.7464 f    1.16
  data arrival time                                                                                                   0.7464      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_2_/CLK (DFFX1_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0109     0.9891      
  data required time                                                                                                  0.9891      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9891      
  data arrival time                                                                                                  -0.7464      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2427      


  Startpoint: lav_in2[2] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[2] (in)                                                           0.0048                         0.0048     0.1248 f    
  lav_in2[2] (net)                              4       2.3859                                             0.0000     0.1248 f    
  U8/A (NBUFFX2_HVT)                                              0.0000    0.0048    0.0000               0.2486     0.3734 f    1.16
  U8/Y (NBUFFX2_HVT)                                                        0.0148                         0.0208     0.3941 f    1.16
  n3 (net)                                      3       3.1746                                             0.0000     0.3941 f    
  A_inst/lav_in2[2] (modA)                                                                                 0.0000     0.3941 f    
  A_inst/lav_in2[2] (net)                               3.1746                                             0.0000     0.3941 f    
  A_inst/U36/B (FADDX1_HVT)                                       0.0000    0.0148    0.0000               0.2319     0.6261 f    1.16
  A_inst/U36/S (FADDX1_HVT)                                                 0.0241                         0.0516     0.6776 r    1.16
  A_inst/n18 (net)                              1       0.6715                                             0.0000     0.6776 r    
  A_inst/lav_A2D_reg_2_/D (DFFSSRX1_HVT)                          0.0000    0.0241    0.0000               0.0132     0.6909 r    1.16
  data arrival time                                                                                                   0.6909      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_2_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0645     0.9355      
  data required time                                                                                                  0.9355      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9355      
  data arrival time                                                                                                  -0.6909      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2446      


  Startpoint: A_inst/lav_P_reg_3_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_0_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                          0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_P_reg_3_/Q (DFFSSRX1_HVT)                                      0.0213                         0.0754     0.0954 r    1.16
  A_inst/lav_P[3] (net)                         5       2.8290                                             0.0000     0.0954 r    
  A_inst/U21/A5 (OA221X1_HVT)                                     0.0000    0.0213    0.0000               0.3926     0.4880 r    1.16
  A_inst/U21/Y (OA221X1_HVT)                                                0.0213                         0.0292     0.5172 r    1.16
  A_inst/n3 (net)                               1       0.7026                                             0.0000     0.5172 r    
  A_inst/U22/A2 (OR2X1_HVT)                                       0.0000    0.0213    0.0000               0.0139     0.5311 r    1.16
  A_inst/U22/Y (OR2X1_HVT)                                                  0.0170                         0.0272     0.5583 r    1.16
  A_inst/n5 (net)                               3       1.6651                                             0.0000     0.5583 r    
  A_inst/U23/A5 (AO221X1_HVT)                                     0.0000    0.0170    0.0000               0.1216     0.6799 r    1.16
  A_inst/U23/Y (AO221X1_HVT)                                                0.0269                         0.0340     0.7139 r    1.16
  A_inst/N45 (net)                              1       0.5581                                             0.0000     0.7139 r    
  A_inst/lav_C_reg_0_/D (DFFX1_HVT)                               0.0000    0.0269    0.0000               0.0110     0.7250 r    1.16
  data arrival time                                                                                                   0.7250      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_0_/CLK (DFFX1_HVT)                                                                      0.0000     1.0000 r    
  library setup time                                                                                      -0.0204     0.9796      
  data required time                                                                                                  0.9796      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9796      
  data arrival time                                                                                                  -0.7250      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2547      


  Startpoint: lav_in2[2] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_in2[2] (in)                                                           0.0047                         0.0047     0.1247 r    
  lav_in2[2] (net)                              4       2.3665                                             0.0000     0.1247 r    
  U8/A (NBUFFX2_HVT)                                              0.0000    0.0047    0.0000               0.2466     0.3713 r    1.16
  U8/Y (NBUFFX2_HVT)                                                        0.0138                         0.0217     0.3930 r    1.16
  n3 (net)                                      3       3.1366                                             0.0000     0.3930 r    
  A_inst/lav_in2[2] (modA)                                                                                 0.0000     0.3930 r    
  A_inst/lav_in2[2] (net)                               3.1366                                             0.0000     0.3930 r    
  A_inst/U10/A (INVX0_HVT)                                        0.0000    0.0138    0.0000               0.2291     0.6221 r    1.16
  A_inst/U10/Y (INVX0_HVT)                                                  0.0127                         0.0103     0.6324 f    1.16
  A_inst/n11 (net)                              1       0.5529                                             0.0000     0.6324 f    
  A_inst/lav_P_reg_2_/SETB (DFFSSRX1_HVT)                         0.0000    0.0127    0.0000               0.0109     0.6433 f    1.16
  data arrival time                                                                                                   0.6433      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_2_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0904     0.9096      
  data required time                                                                                                  0.9096      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9096      
  data arrival time                                                                                                  -0.6433      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2662      


  Startpoint: D_inst/lav_D_less_2C_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: C_inst/lav_out_C2B_4_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  D_inst/lav_D_less_2C_reg/CLK (DFFX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  D_inst/lav_D_less_2C_reg/Q (DFFX1_HVT)                                    0.0149                         0.0691     0.0891 r    1.16
  D_inst/lav_D_less_2C (net)                    1       0.6815                                             0.0000     0.0891 r    
  D_inst/lav_D_less_2C (modD)                                                                              0.0000     0.0891 r    
  net70 (net)                                           0.6815                                             0.0000     0.0891 r    
  snps_pd_modD__iso_D2C_snps_lav_D_less_2C_UPF_ISO/D (ISOLORX2_HVT)
                                                                  0.0000    0.0149    0.0000               0.0134     0.1026 r    1.16
  snps_pd_modD__iso_D2C_snps_lav_D_less_2C_UPF_ISO/Q (ISOLORX2_HVT)         0.0173                         0.0281     0.1307 r    1.16
  lav_D_less_2C (net)                           1       2.2794                                             0.0000     0.1307 r    
  C_inst/lav_in1[0] (modC)                                                                                 0.0000     0.1307 r    
  C_inst/lav_in1[0] (net)                               2.2794                                             0.0000     0.1307 r    
  C_inst/lav_in1_0__UPF_LS/A (LSDNSSX8_HVT)                       0.0000    0.0127    0.0000               0.0411     0.1718 r    0.85
  C_inst/lav_in1_0__UPF_LS/Y (LSDNSSX8_HVT)                                 0.0122                         0.0209     0.1927 r    0.85
  C_inst/n25 (net)                              3       4.9655                                             0.0000     0.1927 r    
  C_inst/U6/A (INVX0_HVT)                                         0.0000    0.0122    0.0000               0.2711     0.4638 r    0.85
  C_inst/U6/Y (INVX0_HVT)                                                   0.0245                         0.0212     0.4851 f    0.85
  C_inst/n1 (net)                               2       1.5816                                             0.0000     0.4851 f    
  C_inst/U4/A (INVX0_HVT)                                         0.0000    0.0245    0.0000               0.0544     0.5395 f    0.85
  C_inst/U4/Y (INVX0_HVT)                                                   0.0239                         0.0214     0.5609 r    0.85
  C_inst/n2 (net)                               2       1.5405                                             0.0000     0.5609 r    
  C_inst/U13/A4 (OA222X1_HVT)                                     0.0000    0.0239    0.0000               0.0530     0.6139 r    0.85
  C_inst/U13/Y (OA222X1_HVT)                                                0.0355                         0.0595     0.6734 r    0.85
  C_inst/n12 (net)                              1       0.7579                                             0.0000     0.6734 r    
  C_inst/lav_out_C2B_4_reg/D (DFFX1_HVT)                          0.0000    0.0355    0.0000               0.0117     0.6851 r    0.85
  data arrival time                                                                                                   0.6851      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  C_inst/lav_out_C2B_4_reg/CLK (DFFX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0340     0.9660      
  data required time                                                                                                  0.9660      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9660      
  data arrival time                                                                                                  -0.6851      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2810      


  Startpoint: lav_in2[2] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_G_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.0200     0.0200      
  input external delay                                                                      0.1000     0.1200 r    
  lav_in2[2] (in)                                            0.0047                         0.0047     0.1247 r    
  lav_in2[2] (net)               4       2.3665                                             0.0000     0.1247 r    
  U8/A (NBUFFX2_HVT)                               0.0000    0.0047    0.0000               0.2466     0.3713 r    1.16
  U8/Y (NBUFFX2_HVT)                                         0.0138                         0.0217     0.3930 r    1.16
  n3 (net)                       3       3.1366                                             0.0000     0.3930 r    
  A_inst/lav_in2[2] (modA)                                                                  0.0000     0.3930 r    
  A_inst/lav_in2[2] (net)                3.1366                                             0.0000     0.3930 r    
  A_inst/U33/A1 (AND3X1_HVT)                       0.0000    0.0138    0.0000               0.2291     0.6221 r    1.16
  A_inst/U33/Y (AND3X1_HVT)                                  0.0164                         0.0246     0.6467 r    1.16
  A_inst/N14 (net)               1       0.5581                                             0.0000     0.6467 r    
  A_inst/lav_G_reg_2_/D (DFFX1_HVT)                0.0000    0.0164    0.0000               0.0110     0.6577 r    1.16
  data arrival time                                                                                    0.6577      

  clock upf_clk (rise edge)                                                                 1.0000     1.0000      
  clock network delay (ideal)                                                               0.0200     1.0200      
  clock uncertainty                                                                        -0.0200     1.0000      
  A_inst/lav_G_reg_2_/CLK (DFFX1_HVT)                                                       0.0000     1.0000 r    
  library setup time                                                                       -0.0180     0.9820      
  data required time                                                                                   0.9820      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9820      
  data arrival time                                                                                   -0.6577      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.3243      


  Startpoint: lav_in2[5] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_5_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[5] (in)                                                           0.0076                         0.0076     0.1276 f    
  lav_in2[5] (net)                              4       3.8164                                             0.0000     0.1276 f    
  A_inst/lav_in2[5] (modA)                                                                                 0.0000     0.1276 f    
  A_inst/lav_in2[5] (net)                               3.8164                                             0.0000     0.1276 f    
  A_inst/U16/B (FADDX1_HVT)                                       0.0000    0.0076    0.0000               0.3976     0.5253 f    1.16
  A_inst/U16/S (FADDX1_HVT)                                                 0.0224                         0.0501     0.5754 r    1.16
  A_inst/n15 (net)                              1       0.6715                                             0.0000     0.5754 r    
  A_inst/lav_A2D_reg_5_/D (DFFSSRX1_HVT)                          0.0000    0.0224    0.0000               0.0132     0.5886 r    1.16
  data arrival time                                                                                                   0.5886      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_5_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0621     0.9379      
  data required time                                                                                                  0.9379      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9379      
  data arrival time                                                                                                  -0.5886      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3493      


  Startpoint: lav_in2[6] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_6_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[6] (in)                                                           0.0075                         0.0075     0.1275 f    
  lav_in2[6] (net)                              4       3.7629                                             0.0000     0.1275 f    
  A_inst/lav_in2[6] (modA)                                                                                 0.0000     0.1275 f    
  A_inst/lav_in2[6] (net)                               3.7629                                             0.0000     0.1275 f    
  A_inst/U39/B (FADDX1_HVT)                                       0.0000    0.0075    0.0000               0.3921     0.5196 f    1.16
  A_inst/U39/S (FADDX1_HVT)                                                 0.0224                         0.0501     0.5697 r    1.16
  A_inst/n14 (net)                              1       0.6715                                             0.0000     0.5697 r    
  A_inst/lav_A2D_reg_6_/D (DFFSSRX1_HVT)                          0.0000    0.0224    0.0000               0.0132     0.5829 r    1.16
  data arrival time                                                                                                   0.5829      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_6_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0621     0.9379      
  data required time                                                                                                  0.9379      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9379      
  data arrival time                                                                                                  -0.5829      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3550      


  Startpoint: lav_in2[3] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_3_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_in2[3] (in)                                                           0.0057                         0.0057     0.1257 r    
  lav_in2[3] (net)                              5       2.8453                                             0.0000     0.1257 r    
  A_inst/lav_in2[3] (modA)                                                                                 0.0000     0.1257 r    
  A_inst/lav_in2[3] (net)                               2.8453                                             0.0000     0.1257 r    
  A_inst/U5/A (INVX0_HVT)                                         0.0000    0.0057    0.0000               0.3949     0.5206 r    1.16
  A_inst/U5/Y (INVX0_HVT)                                                   0.0096                         0.0096     0.5301 f    1.16
  A_inst/n12 (net)                              1       0.5529                                             0.0000     0.5301 f    
  A_inst/lav_P_reg_3_/SETB (DFFSSRX1_HVT)                         0.0000    0.0096    0.0000               0.0109     0.5410 f    1.16
  data arrival time                                                                                                   0.5410      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0928     0.9072      
  data required time                                                                                                  0.9072      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9072      
  data arrival time                                                                                                  -0.5410      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3662      


  Startpoint: lav_in2[1] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[1] (in)                                                           0.0034                         0.0034     0.1234 f    
  lav_in2[1] (net)                              3       1.6887                                             0.0000     0.1234 f    
  U7/A (NBUFFX2_HVT)                                              0.0000    0.0034    0.0000               0.1234     0.2467 f    1.16
  U7/Y (NBUFFX2_HVT)                                                        0.0146                         0.0205     0.2673 f    1.16
  n2 (net)                                      3       3.1746                                             0.0000     0.2673 f    
  A_inst/lav_in2[1] (modA)                                                                                 0.0000     0.2673 f    
  A_inst/lav_in2[1] (net)                               3.1746                                             0.0000     0.2673 f    
  A_inst/U35/B (FADDX1_HVT)                                       0.0000    0.0146    0.0000               0.2319     0.4992 f    1.16
  A_inst/U35/S (FADDX1_HVT)                                                 0.0232                         0.0515     0.5507 r    1.16
  A_inst/n20 (net)                              1       0.6715                                             0.0000     0.5507 r    
  A_inst/lav_A2D_reg_1_/D (DFFSSRX1_HVT)                          0.0000    0.0232    0.0000               0.0132     0.5639 r    1.16
  data arrival time                                                                                                   0.5639      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_1_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0632     0.9368      
  data required time                                                                                                  0.9368      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9368      
  data arrival time                                                                                                  -0.5639      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3729      


  Startpoint: lav_in2[0] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_0_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_in2[0] (in)                                                           0.0037                         0.0037     0.1237 r    
  lav_in2[0] (net)                              3       1.8364                                             0.0000     0.1237 r    
  U6/A (NBUFFX2_HVT)                                              0.0000    0.0037    0.0000               0.1342     0.2578 r    1.16
  U6/Y (NBUFFX2_HVT)                                                        0.0136                         0.0215     0.2793 r    1.16
  n1 (net)                                      3       3.1366                                             0.0000     0.2793 r    
  A_inst/lav_in2[0] (modA)                                                                                 0.0000     0.2793 r    
  A_inst/lav_in2[0] (net)                               3.1366                                             0.0000     0.2793 r    
  A_inst/U9/A (INVX0_HVT)                                         0.0000    0.0136    0.0000               0.2291     0.5085 r    1.16
  A_inst/U9/Y (INVX0_HVT)                                                   0.0126                         0.0103     0.5187 f    1.16
  A_inst/n9 (net)                               1       0.5529                                             0.0000     0.5187 f    
  A_inst/lav_P_reg_0_/SETB (DFFSSRX1_HVT)                         0.0000    0.0126    0.0000               0.0109     0.5296 f    1.16
  data arrival time                                                                                                   0.5296      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_0_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0905     0.9095      
  data required time                                                                                                  0.9095      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9095      
  data arrival time                                                                                                  -0.5296      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3799      


  Startpoint: lav_in2[1] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_in2[1] (in)                                                           0.0034                         0.0034     0.1234 r    
  lav_in2[1] (net)                              3       1.6900                                             0.0000     0.1234 r    
  U7/A (NBUFFX2_HVT)                                              0.0000    0.0034    0.0000               0.1235     0.2468 r    1.16
  U7/Y (NBUFFX2_HVT)                                                        0.0136                         0.0215     0.2683 r    1.16
  n2 (net)                                      3       3.1366                                             0.0000     0.2683 r    
  A_inst/lav_in2[1] (modA)                                                                                 0.0000     0.2683 r    
  A_inst/lav_in2[1] (net)                               3.1366                                             0.0000     0.2683 r    
  A_inst/U8/A (INVX0_HVT)                                         0.0000    0.0136    0.0000               0.2291     0.4974 r    1.16
  A_inst/U8/Y (INVX0_HVT)                                                   0.0126                         0.0103     0.5077 f    1.16
  A_inst/n10 (net)                              1       0.5529                                             0.0000     0.5077 f    
  A_inst/lav_P_reg_1_/SETB (DFFSSRX1_HVT)                         0.0000    0.0126    0.0000               0.0109     0.5186 f    1.16
  data arrival time                                                                                                   0.5186      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_1_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0905     0.9095      
  data required time                                                                                                  0.9095      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9095      
  data arrival time                                                                                                  -0.5186      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3909      


  Startpoint: lav_in2[0] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_0_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.0200     0.0200      
  input external delay                                                                      0.1000     0.1200 f    
  lav_in2[0] (in)                                            0.0037                         0.0037     0.1237 f    
  lav_in2[0] (net)               3       1.8604                                             0.0000     0.1237 f    
  U6/A (NBUFFX2_HVT)                               0.0000    0.0037    0.0000               0.1359     0.2596 f    1.16
  U6/Y (NBUFFX2_HVT)                                         0.0146                         0.0206     0.2802 f    1.16
  n1 (net)                       3       3.1746                                             0.0000     0.2802 f    
  A_inst/lav_in2[0] (modA)                                                                  0.0000     0.2802 f    
  A_inst/lav_in2[0] (net)                3.1746                                             0.0000     0.2802 f    
  A_inst/U15/B (FADDX1_HVT)                        0.0000    0.0146    0.0000               0.2319     0.5121 f    1.16
  A_inst/U15/S (FADDX1_HVT)                                  0.0228                         0.0511     0.5632 r    1.16
  A_inst/N64 (net)               1       0.5581                                             0.0000     0.5632 r    
  A_inst/lav_A2D_reg_0_/D (DFFX1_HVT)              0.0000    0.0228    0.0000               0.0110     0.5742 r    1.16
  data arrival time                                                                                    0.5742      

  clock upf_clk (rise edge)                                                                 1.0000     1.0000      
  clock network delay (ideal)                                                               0.0200     1.0200      
  clock uncertainty                                                                        -0.0200     1.0000      
  A_inst/lav_A2D_reg_0_/CLK (DFFX1_HVT)                                                     0.0000     1.0000 r    
  library setup time                                                                       -0.0194     0.9806      
  data required time                                                                                   0.9806      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9806      
  data arrival time                                                                                   -0.5742      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4064      


  Startpoint: lav_in2[4] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_4_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[4] (in)                                                           0.0064                         0.0064     0.1264 f    
  lav_in2[4] (net)                              4       3.2075                                             0.0000     0.1264 f    
  A_inst/lav_in2[4] (modA)                                                                                 0.0000     0.1264 f    
  A_inst/lav_in2[4] (net)                               3.2075                                             0.0000     0.1264 f    
  A_inst/U38/CI (FADDX1_HVT)                                      0.0000    0.0064    0.0000               0.3342     0.4606 f    1.16
  A_inst/U38/S (FADDX1_HVT)                                                 0.0241                         0.0533     0.5139 r    1.16
  A_inst/n16 (net)                              1       0.6715                                             0.0000     0.5139 r    
  A_inst/lav_A2D_reg_4_/D (DFFSSRX1_HVT)                          0.0000    0.0241    0.0000               0.0132     0.5272 r    1.16
  data arrival time                                                                                                   0.5272      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_4_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0645     0.9355      
  data required time                                                                                                  0.9355      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9355      
  data arrival time                                                                                                  -0.5272      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4083      


  Startpoint: lav_in2[3] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_G_reg_3_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.0200     0.0200      
  input external delay                                                                      0.1000     0.1200 r    
  lav_in2[3] (in)                                            0.0057                         0.0057     0.1257 r    
  lav_in2[3] (net)               5       2.8453                                             0.0000     0.1257 r    
  A_inst/lav_in2[3] (modA)                                                                  0.0000     0.1257 r    
  A_inst/lav_in2[3] (net)                2.8453                                             0.0000     0.1257 r    
  A_inst/U34/A1 (AND3X1_HVT)                       0.0000    0.0057    0.0000               0.3949     0.5206 r    1.16
  A_inst/U34/Y (AND3X1_HVT)                                  0.0164                         0.0237     0.5442 r    1.16
  A_inst/N15 (net)               1       0.5581                                             0.0000     0.5442 r    
  A_inst/lav_G_reg_3_/D (DFFX1_HVT)                0.0000    0.0164    0.0000               0.0110     0.5552 r    1.16
  data arrival time                                                                                    0.5552      

  clock upf_clk (rise edge)                                                                 1.0000     1.0000      
  clock network delay (ideal)                                                               0.0200     1.0200      
  clock uncertainty                                                                        -0.0200     1.0000      
  A_inst/lav_G_reg_3_/CLK (DFFX1_HVT)                                                       0.0000     1.0000 r    
  library setup time                                                                       -0.0180     0.9820      
  data required time                                                                                   0.9820      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9820      
  data arrival time                                                                                   -0.5552      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4268      


  Startpoint: lav_in2[0] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_G_reg_0_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.0200     0.0200      
  input external delay                                                                      0.1000     0.1200 r    
  lav_in2[0] (in)                                            0.0037                         0.0037     0.1237 r    
  lav_in2[0] (net)               3       1.8364                                             0.0000     0.1237 r    
  U6/A (NBUFFX2_HVT)                               0.0000    0.0037    0.0000               0.1342     0.2578 r    1.16
  U6/Y (NBUFFX2_HVT)                                         0.0136                         0.0215     0.2793 r    1.16
  n1 (net)                       3       3.1366                                             0.0000     0.2793 r    
  A_inst/lav_in2[0] (modA)                                                                  0.0000     0.2793 r    
  A_inst/lav_in2[0] (net)                3.1366                                             0.0000     0.2793 r    
  A_inst/U14/A1 (AND3X1_HVT)                       0.0000    0.0136    0.0000               0.2291     0.5085 r    1.16
  A_inst/U14/Y (AND3X1_HVT)                                  0.0163                         0.0246     0.5330 r    1.16
  A_inst/N12 (net)               1       0.5581                                             0.0000     0.5330 r    
  A_inst/lav_G_reg_0_/D (DFFX1_HVT)                0.0000    0.0163    0.0000               0.0110     0.5440 r    1.16
  data arrival time                                                                                    0.5440      

  clock upf_clk (rise edge)                                                                 1.0000     1.0000      
  clock network delay (ideal)                                                               0.0200     1.0200      
  clock uncertainty                                                                        -0.0200     1.0000      
  A_inst/lav_G_reg_0_/CLK (DFFX1_HVT)                                                       0.0000     1.0000 r    
  library setup time                                                                       -0.0180     0.9820      
  data required time                                                                                   0.9820      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9820      
  data arrival time                                                                                   -0.5440      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4380      


  Startpoint: lav_in2[1] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_G_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.0200     0.0200      
  input external delay                                                                      0.1000     0.1200 r    
  lav_in2[1] (in)                                            0.0034                         0.0034     0.1234 r    
  lav_in2[1] (net)               3       1.6900                                             0.0000     0.1234 r    
  U7/A (NBUFFX2_HVT)                               0.0000    0.0034    0.0000               0.1235     0.2468 r    1.16
  U7/Y (NBUFFX2_HVT)                                         0.0136                         0.0215     0.2683 r    1.16
  n2 (net)                       3       3.1366                                             0.0000     0.2683 r    
  A_inst/lav_in2[1] (modA)                                                                  0.0000     0.2683 r    
  A_inst/lav_in2[1] (net)                3.1366                                             0.0000     0.2683 r    
  A_inst/U32/A1 (AND3X1_HVT)                       0.0000    0.0136    0.0000               0.2291     0.4974 r    1.16
  A_inst/U32/Y (AND3X1_HVT)                                  0.0163                         0.0246     0.5220 r    1.16
  A_inst/N13 (net)               1       0.5581                                             0.0000     0.5220 r    
  A_inst/lav_G_reg_1_/D (DFFX1_HVT)                0.0000    0.0163    0.0000               0.0110     0.5330 r    1.16
  data arrival time                                                                                    0.5330      

  clock upf_clk (rise edge)                                                                 1.0000     1.0000      
  clock network delay (ideal)                                                               0.0200     1.0200      
  clock uncertainty                                                                        -0.0200     1.0000      
  A_inst/lav_G_reg_1_/CLK (DFFX1_HVT)                                                       0.0000     1.0000 r    
  library setup time                                                                       -0.0180     0.9820      
  data required time                                                                                   0.9820      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.9820      
  data arrival time                                                                                   -0.5330      
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.4491      


  Startpoint: lav_en (input port clocked by upf_clk)
  Endpoint: B_inst/i_reg_7_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_en (in)                                                               0.0012                         0.0012     0.1212 r    
  lav_en (net)                                  1       0.6122                                             0.0000     0.1212 r    
  B_inst/lav_notEN (modB)                                                                                  0.0000     0.1212 r    
  B_inst/lav_notEN (net)                                0.6122                                             0.0000     0.1212 r    
  B_inst/lav_notEN_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0009    0.0000               0.0118     0.1330 r    0.85
  B_inst/lav_notEN_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0172                         0.0275     0.1605 r    0.85
  B_inst/n36 (net)                              3       2.4398                                             0.0000     0.1605 r    
  B_inst/U4/A (INVX0_HVT)                                         0.0000    0.0172    0.0000               0.1332     0.2937 r    0.85
  B_inst/U4/Y (INVX0_HVT)                                                   0.0270                         0.0231     0.3168 f    0.85
  B_inst/n7 (net)                               2       1.6538                                             0.0000     0.3168 f    
  B_inst/U10/A (INVX0_HVT)                                        0.0000    0.0270    0.0000               0.0569     0.3737 f    0.85
  B_inst/U10/Y (INVX0_HVT)                                                  0.0251                         0.0224     0.3961 r    0.85
  B_inst/n21 (net)                              2       1.5762                                             0.0000     0.3961 r    
  B_inst/U12/A1 (AO22X1_HVT)                                      0.0000    0.0251    0.0000               0.0542     0.4503 r    0.85
  B_inst/U12/Y (AO22X1_HVT)                                                 0.0280                         0.0556     0.5059 r    0.85
  B_inst/n18 (net)                              1       0.7579                                             0.0000     0.5059 r    
  B_inst/i_reg_7_/D (DFFX1_HVT)                                   0.0000    0.0280    0.0000               0.0117     0.5175 r    0.85
  data arrival time                                                                                                   0.5175      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  B_inst/i_reg_7_/CLK (DFFX1_HVT)                                                                          0.0000     1.0000 r    
  library setup time                                                                                      -0.0322     0.9678      
  data required time                                                                                                  0.9678      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9678      
  data arrival time                                                                                                  -0.5175      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4502      


  Startpoint: A_inst/lav_A2D_reg_1_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[1] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_1_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_1_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[1] (net)                       1       0.6108                                             0.0000     0.0997 f    
  A_inst/lav_A2D[1] (modA)                                                                                 0.0000     0.0997 f    
  net58 (net)                                           0.6108                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/D (ISOLANDX2_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1117 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_1__UPF_ISO/Q (ISOLANDX2_HVT)           0.0178                         0.0285     0.1402 f    1.16
  lav_A2D[1] (net)                              5       2.1916                                             0.0000     0.1402 f    
  lav_A2D[1] (out)                                                0.0000    0.0178    0.0000               0.3042     0.4443 f    
  data arrival time                                                                                                   0.4443      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.4443      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4557      


  Startpoint: A_inst/lav_A2D_reg_6_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[6] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_6_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_6_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[6] (net)                       1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_A2D[6] (modA)                                                                                 0.0000     0.0997 f    
  net53 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_6__UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_6__UPF_ISO/Q (ISOLANDX1_HVT)           0.0212                         0.0288     0.1405 f    1.16
  lav_A2D[6] (net)                              5       2.1886                                             0.0000     0.1405 f    
  lav_A2D[6] (out)                                                0.0000    0.0212    0.0000               0.3037     0.4443 f    
  data arrival time                                                                                                   0.4443      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.4443      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4557      


  Startpoint: C_inst/lav_out_C3_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_out_C3 (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  C_inst/lav_out_C3_reg/CLK (DFFX1_HVT)                           0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  C_inst/lav_out_C3_reg/Q (DFFX1_HVT)                                       0.0287                         0.1154     0.1354 f    0.85
  C_inst/lav_out_C3 (net)                       3       1.6015                                             0.0000     0.1354 f    
  C_inst/lav_out_C3 (modC)                                                                                 0.0000     0.1354 f    
  net73 (net)                                           1.6015                                             0.0000     0.1354 f    
  snps_pd_modC__iso_C2Top3_snps_lav_out_C3_UPF_ISO/D (ISOLORAOX1_HVT)
                                                                  0.0000    0.0287    0.0000               0.1170     0.2524 f    0.85
  snps_pd_modC__iso_C2Top3_snps_lav_out_C3_UPF_ISO/Q (ISOLORAOX1_HVT)       0.0254                         0.0712     0.3235 f    0.85
  n25 (net)                                     1       1.4500                                             0.0000     0.3235 f    
  lav_out_C3_UPF_LS/A (LSUPX1_HVT)                                0.0000    0.0254    0.0000               0.0286     0.3521 f    0.85
  lav_out_C3_UPF_LS/Y (LSUPX1_HVT)                                          0.0148                         0.0716     0.4238 f    1.16
  lav_out_C3 (net)                              1       0.0039                                             0.0000     0.4238 f    
  lav_out_C3 (out)                                                0.0000    0.0148    0.0000               0.0001     0.4239 f    
  data arrival time                                                                                                   0.4239      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.4239      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4761      


  Startpoint: lav_in2[4] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_4_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[4] (in)                                                           0.0064                         0.0064     0.1264 f    
  lav_in2[4] (net)                              4       3.2075                                             0.0000     0.1264 f    
  A_inst/lav_in2[4] (modA)                                                                                 0.0000     0.1264 f    
  A_inst/lav_in2[4] (net)                               3.2075                                             0.0000     0.1264 f    
  A_inst/lav_P_reg_4_/D (DFFSSRX1_HVT)                            0.0000    0.0064    0.0000               0.3342     0.4606 f    1.16
  data arrival time                                                                                                   0.4606      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_4_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0601     0.9399      
  data required time                                                                                                  0.9399      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9399      
  data arrival time                                                                                                  -0.4606      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4793      


  Startpoint: A_inst/lav_C_reg_2_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_Cout_BC_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_C_reg_2_/CLK (DFFX1_HVT)                             0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_C_reg_2_/Q (DFFX1_HVT)                                         0.0269                         0.0803     0.1003 r    1.16
  A_inst/lav_C_2 (net)                          3       4.6851                                             0.0000     0.1003 r    
  A_inst/lav_Cout_BC_reg/D (DFFSSRX1_HVT)                         0.0000    0.0269    0.0000               0.3423     0.4426 r    1.16
  data arrival time                                                                                                   0.4426      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_Cout_BC_reg/CLK (DFFSSRX1_HVT)                                                                0.0000     1.0000 r    
  library setup time                                                                                      -0.0685     0.9315      
  data required time                                                                                                  0.9315      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9315      
  data arrival time                                                                                                  -0.4426      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4889      


  Startpoint: C_inst/lav_out_C2_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_out_C2 (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  C_inst/lav_out_C2_reg/CLK (DFFX1_HVT)                           0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  C_inst/lav_out_C2_reg/Q (DFFX1_HVT)                                       0.0256                         0.1124     0.1324 f    0.85
  C_inst/lav_out_C2 (net)                       2       1.0964                                             0.0000     0.1324 f    
  C_inst/lav_out_C2 (modC)                                                                                 0.0000     0.1324 f    
  net72 (net)                                           1.0964                                             0.0000     0.1324 f    
  snps_pd_modC__iso_C2Top2_snps_lav_out_C2_UPF_ISO/D (ISOLORAOX1_HVT)
                                                                  0.0000    0.0256    0.0000               0.0494     0.1817 f    0.85
  snps_pd_modC__iso_C2Top2_snps_lav_out_C2_UPF_ISO/Q (ISOLORAOX1_HVT)       0.0254                         0.0703     0.2520 f    0.85
  n24 (net)                                     1       1.4500                                             0.0000     0.2520 f    
  lav_out_C2_UPF_LS/A (LSUPX1_HVT)                                0.0000    0.0254    0.0000               0.0286     0.2806 f    0.85
  lav_out_C2_UPF_LS/Y (LSUPX1_HVT)                                          0.0148                         0.0716     0.3523 f    1.16
  lav_out_C2 (net)                              1       0.0039                                             0.0000     0.3523 f    
  lav_out_C2 (out)                                                0.0000    0.0148    0.0000               0.0001     0.3523 f    
  data arrival time                                                                                                   0.3523      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.3523      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5477      


  Startpoint: C_inst/lav_out_C1_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_out_C1 (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  C_inst/lav_out_C1_reg/CLK (DFFX1_HVT)                           0.0000    0.0500    0.0000               0.0000     0.0200 r    0.85
  C_inst/lav_out_C1_reg/Q (DFFX1_HVT)                                       0.0225                         0.1088     0.1288 f    0.85
  C_inst/lav_out_C1 (net)                       1       0.5590                                             0.0000     0.1288 f    
  C_inst/lav_out_C1 (modC)                                                                                 0.0000     0.1288 f    
  net71 (net)                                           0.5590                                             0.0000     0.1288 f    
  snps_pd_modC__iso_C2Top1_snps_lav_out_C1_UPF_ISO/D (ISOLORAOX1_HVT)
                                                                  0.0000    0.0225    0.0000               0.0110     0.1399 f    0.85
  snps_pd_modC__iso_C2Top1_snps_lav_out_C1_UPF_ISO/Q (ISOLORAOX1_HVT)       0.0254                         0.0694     0.2093 f    0.85
  n23 (net)                                     1       1.4500                                             0.0000     0.2093 f    
  lav_out_C1_UPF_LS/A (LSUPX1_HVT)                                0.0000    0.0254    0.0000               0.0286     0.2379 f    0.85
  lav_out_C1_UPF_LS/Y (LSUPX1_HVT)                                          0.0148                         0.0716     0.3096 f    1.16
  lav_out_C1 (net)                              1       0.0039                                             0.0000     0.3096 f    
  lav_out_C1 (out)                                                0.0000    0.0148    0.0000               0.0001     0.3096 f    
  data arrival time                                                                                                   0.3096      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.3096      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5904      


  Startpoint: A_inst/lav_G_reg_0_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_G_reg_0_/CLK (DFFX1_HVT)                             0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_G_reg_0_/Q (DFFX1_HVT)                                         0.0199                         0.0744     0.0944 r    1.16
  A_inst/lav_G[0] (net)                         4       2.4369                                             0.0000     0.0944 r    
  A_inst/lav_C_reg_1_/D (DFFSSRX1_HVT)                            0.0000    0.0199    0.0000               0.2539     0.3483 r    1.16
  data arrival time                                                                                                   0.3483      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_1_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0585     0.9415      
  data required time                                                                                                  0.9415      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9415      
  data arrival time                                                                                                  -0.3483      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5932      


  Startpoint: A_inst/lav_A2D_reg_0_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[0] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_0_/CLK (DFFX1_HVT)                           0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_0_/Q (DFFX1_HVT)                                       0.0164                         0.0730     0.0930 f    1.16
  A_inst/lav_A2D[0] (net)                       1       0.6125                                             0.0000     0.0930 f    
  A_inst/lav_A2D[0] (modA)                                                                                 0.0000     0.0930 f    
  net59 (net)                                           0.6125                                             0.0000     0.0930 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_0__UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0164    0.0000               0.0121     0.1051 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_0__UPF_ISO/Q (ISOLANDX1_HVT)           0.0181                         0.0262     0.1314 f    1.16
  lav_A2D[0] (net)                              4       1.6293                                             0.0000     0.1314 f    
  lav_A2D[0] (out)                                                0.0000    0.0181    0.0000               0.1698     0.3011 f    
  data arrival time                                                                                                   0.3011      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.3011      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5989      


  Startpoint: D_inst/lav_D_cin_2A_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: A_inst/lav_C_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  D_inst/lav_D_cin_2A_reg/CLK (DFFX1_HVT)                         0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  D_inst/lav_D_cin_2A_reg/Q (DFFX1_HVT)                                     0.0149                         0.0691     0.0891 r    1.16
  D_inst/lav_D_cin_2A (net)                     1       0.6861                                             0.0000     0.0891 r    
  D_inst/lav_D_cin_2A (modD)                                                                               0.0000     0.0891 r    
  net49 (net)                                           0.6861                                             0.0000     0.0891 r    
  snps_pd_modD__iso_D2A_snps_lav_D_cin_2A_UPF_ISO/D (ISOLORX1_HVT)
                                                                  0.0000    0.0149    0.0000               0.0135     0.1027 r    1.16
  snps_pd_modD__iso_D2A_snps_lav_D_cin_2A_UPF_ISO/Q (ISOLORX1_HVT)          0.0155                         0.0257     0.1284 r    1.16
  lav_D_cin_2A (net)                            3       1.6327                                             0.0000     0.1284 r    
  A_inst/lav_Cin (modA)                                                                                    0.0000     0.1284 r    
  A_inst/lav_Cin (net)                                  1.6327                                             0.0000     0.1284 r    
  A_inst/U11/A1 (NAND2X0_HVT)                                     0.0000    0.0155    0.0000               0.1193     0.2476 r    1.16
  A_inst/U11/Y (NAND2X0_HVT)                                                0.0281                         0.0212     0.2689 f    1.16
  A_inst/n8 (net)                               2       1.1621                                             0.0000     0.2689 f    
  A_inst/lav_C_reg_1_/SETB (DFFSSRX1_HVT)                         0.0000    0.0281    0.0000               0.0523     0.3212 f    1.16
  data arrival time                                                                                                   0.3212      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_C_reg_1_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0787     0.9213      
  data required time                                                                                                  0.9213      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9213      
  data arrival time                                                                                                  -0.3212      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6001      


  Startpoint: lav_in1[2] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_2_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in1[2] (in)                                                           0.0053                         0.0053     0.1253 f    
  lav_in1[2] (net)                              3       2.6660                                             0.0000     0.1253 f    
  A_inst/lav_in1[2] (modA)                                                                                 0.0000     0.1253 f    
  A_inst/lav_in1[2] (net)                               2.6660                                             0.0000     0.1253 f    
  A_inst/lav_P_reg_2_/D (DFFSSRX1_HVT)                            0.0000    0.0053    0.0000               0.1948     0.3201 f    1.16
  data arrival time                                                                                                   0.3201      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_2_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0610     0.9390      
  data required time                                                                                                  0.9390      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9390      
  data arrival time                                                                                                  -0.3201      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6189      


  Startpoint: lav_in1[1] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_1_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in1[1] (in)                                                           0.0053                         0.0053     0.1253 f    
  lav_in1[1] (net)                              3       2.6660                                             0.0000     0.1253 f    
  A_inst/lav_in1[1] (modA)                                                                                 0.0000     0.1253 f    
  A_inst/lav_in1[1] (net)                               2.6660                                             0.0000     0.1253 f    
  A_inst/lav_P_reg_1_/D (DFFSSRX1_HVT)                            0.0000    0.0053    0.0000               0.1948     0.3201 f    1.16
  data arrival time                                                                                                   0.3201      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_1_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0610     0.9390      
  data required time                                                                                                  0.9390      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9390      
  data arrival time                                                                                                  -0.3201      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6189      


  Startpoint: lav_in1[0] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_0_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in1[0] (in)                                                           0.0053                         0.0053     0.1253 f    
  lav_in1[0] (net)                              3       2.6660                                             0.0000     0.1253 f    
  A_inst/lav_in1[0] (modA)                                                                                 0.0000     0.1253 f    
  A_inst/lav_in1[0] (net)                               2.6660                                             0.0000     0.1253 f    
  A_inst/lav_P_reg_0_/D (DFFSSRX1_HVT)                            0.0000    0.0053    0.0000               0.1948     0.3201 f    1.16
  data arrival time                                                                                                   0.3201      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_0_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0610     0.9390      
  data required time                                                                                                  0.9390      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9390      
  data arrival time                                                                                                  -0.3201      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6189      


  Startpoint: lav_in2[7] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_A2D_reg_3_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in2[7] (in)                                                           0.0053                         0.0053     0.1253 f    
  lav_in2[7] (net)                              2       2.6521                                             0.0000     0.1253 f    
  A_inst/lav_in2[7] (modA)                                                                                 0.0000     0.1253 f    
  A_inst/lav_in2[7] (net)                               2.6521                                             0.0000     0.1253 f    
  A_inst/U37/B (FADDX1_HVT)                                       0.0000    0.0053    0.0000               0.1194     0.2447 f    1.16
  A_inst/U37/S (FADDX1_HVT)                                                 0.0224                         0.0496     0.2943 r    1.16
  A_inst/n17 (net)                              1       0.6715                                             0.0000     0.2943 r    
  A_inst/lav_A2D_reg_3_/D (DFFSSRX1_HVT)                          0.0000    0.0224    0.0000               0.0132     0.3076 r    1.16
  data arrival time                                                                                                   0.3076      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_A2D_reg_3_/CLK (DFFSSRX1_HVT)                                                                 0.0000     1.0000 r    
  library setup time                                                                                      -0.0621     0.9379      
  data required time                                                                                                  0.9379      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9379      
  data arrival time                                                                                                  -0.3076      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6303      


  Startpoint: lav_in1[4] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_4_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c
  modA               8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 r    
  lav_in1[4] (in)                                                           0.0053                         0.0053     0.1253 r    
  lav_in1[4] (net)                              2       2.6253                                             0.0000     0.1253 r    
  A_inst/lav_in1[4] (modA)                                                                                 0.0000     0.1253 r    
  A_inst/lav_in1[4] (net)                               2.6253                                             0.0000     0.1253 r    
  A_inst/U13/A (INVX0_HVT)                                        0.0000    0.0053    0.0000               0.1182     0.2434 r    1.16
  A_inst/U13/Y (INVX0_HVT)                                                  0.0094                         0.0095     0.2529 f    1.16
  A_inst/n13 (net)                              1       0.5529                                             0.0000     0.2529 f    
  A_inst/lav_P_reg_4_/SETB (DFFSSRX1_HVT)                         0.0000    0.0094    0.0000               0.0109     0.2639 f    1.16
  data arrival time                                                                                                   0.2639      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_4_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0929     0.9071      
  data required time                                                                                                  0.9071      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9071      
  data arrival time                                                                                                  -0.2639      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6432      


  Startpoint: A_inst/lav_A2D_reg_5_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[5] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_5_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_5_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[5] (net)                       1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_A2D[5] (modA)                                                                                 0.0000     0.0997 f    
  net54 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_5__UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_5__UPF_ISO/Q (ISOLANDX1_HVT)           0.0162                         0.0250     0.1368 f    1.16
  lav_A2D[5] (net)                              3       1.2814                                             0.0000     0.1368 f    
  lav_A2D[5] (out)                                                0.0000    0.0162    0.0000               0.0936     0.2304 f    
  data arrival time                                                                                                   0.2304      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.2304      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6696      


  Startpoint: A_inst/lav_A2D_reg_2_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[2] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_2_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_2_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[2] (net)                       1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_A2D[2] (modA)                                                                                 0.0000     0.0997 f    
  net57 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_2__UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_2__UPF_ISO/Q (ISOLANDX1_HVT)           0.0162                         0.0250     0.1368 f    1.16
  lav_A2D[2] (net)                              3       1.2814                                             0.0000     0.1368 f    
  lav_A2D[2] (out)                                                0.0000    0.0162    0.0000               0.0936     0.2304 f    
  data arrival time                                                                                                   0.2304      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.2304      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6696      


  Startpoint: A_inst/lav_A2D_reg_3_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[3] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_3_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_3_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[3] (net)                       1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_A2D[3] (modA)                                                                                 0.0000     0.0997 f    
  net56 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_3__UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_3__UPF_ISO/Q (ISOLANDX1_HVT)           0.0157                         0.0246     0.1364 f    1.16
  lav_A2D[3] (net)                              3       1.1963                                             0.0000     0.1364 f    
  lav_A2D[3] (out)                                                0.0000    0.0157    0.0000               0.0874     0.2238 f    
  data arrival time                                                                                                   0.2238      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.2238      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6762      


  Startpoint: A_inst/lav_A2D_reg_4_
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_A2D[4] (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_A2D_reg_4_/CLK (DFFSSRX1_HVT)                        0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_A2D_reg_4_/Q (DFFSSRX1_HVT)                                    0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_A2D[4] (net)                       1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_A2D[4] (modA)                                                                                 0.0000     0.0997 f    
  net55 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2D_snps_lav_A2D_4__UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2D_snps_lav_A2D_4__UPF_ISO/Q (ISOLANDX1_HVT)           0.0157                         0.0246     0.1364 f    1.16
  lav_A2D[4] (net)                              3       1.1894                                             0.0000     0.1364 f    
  lav_A2D[4] (out)                                                0.0000    0.0157    0.0000               0.0869     0.2233 f    
  data arrival time                                                                                                   0.2233      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.2233      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6767      


  Startpoint: A_inst/lav_Cout_BC_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_Cout_BC
            (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  A_inst/lav_Cout_BC_reg/CLK (DFFSSRX1_HVT)                       0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  A_inst/lav_Cout_BC_reg/Q (DFFSSRX1_HVT)                                   0.0176                         0.0797     0.0997 f    1.16
  A_inst/lav_Cout_BC (net)                      1       0.6125                                             0.0000     0.0997 f    
  A_inst/lav_Cout_BC (modA)                                                                                0.0000     0.0997 f    
  net60 (net)                                           0.6125                                             0.0000     0.0997 f    
  snps_pd_modA__iso_A2BCTop_snps_lav_Cout_BC_UPF_ISO/D (ISOLANDX1_HVT)
                                                                  0.0000    0.0176    0.0000               0.0121     0.1118 f    1.16
  snps_pd_modA__iso_A2BCTop_snps_lav_Cout_BC_UPF_ISO/Q (ISOLANDX1_HVT)      0.0152                         0.0243     0.1361 f    1.16
  lav_Cout_BC (net)                             3       1.1098                                             0.0000     0.1361 f    
  lav_Cout_BC (out)                                               0.0000    0.0152    0.0000               0.0811     0.2171 f    
  data arrival time                                                                                                   0.2171      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.2171      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6829      


  Startpoint: D_inst/lav_D_eq_2B_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_D_eq_2B
            (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  D_inst/lav_D_eq_2B_reg/CLK (DFFX2_HVT)                          0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  D_inst/lav_D_eq_2B_reg/Q (DFFX2_HVT)                                      0.0166                         0.0743     0.0943 r    1.16
  D_inst/lav_D_eq_2B (net)                      1       0.6861                                             0.0000     0.0943 r    
  D_inst/lav_D_eq_2B (modD)                                                                                0.0000     0.0943 r    
  net61 (net)                                           0.6861                                             0.0000     0.0943 r    
  snps_pd_modD__iso_D2B_snps_lav_D_eq_2B_UPF_ISO/D (ISOLORX1_HVT)
                                                                  0.0000    0.0166    0.0000               0.0135     0.1078 r    1.16
  snps_pd_modD__iso_D2B_snps_lav_D_eq_2B_UPF_ISO/Q (ISOLORX1_HVT)           0.0122                         0.0224     0.1302 r    1.16
  lav_D_eq_2B (net)                             2       0.4059                                             0.0000     0.1302 r    
  lav_D_eq_2B (out)                                               0.0000    0.0122    0.0000               0.0183     0.1485 r    
  data arrival time                                                                                                   0.1485      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.1485      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7515      


  Startpoint: lav_in1[3] (input port clocked by upf_clk)
  Endpoint: A_inst/lav_P_reg_3_
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  input external delay                                                                                     0.1000     0.1200 f    
  lav_in1[3] (in)                                                           0.0023                         0.0023     0.1223 f    
  lav_in1[3] (net)                              2       1.1743                                             0.0000     0.1223 f    
  A_inst/lav_in1[3] (modA)                                                                                 0.0000     0.1223 f    
  A_inst/lav_in1[3] (net)                               1.1743                                             0.0000     0.1223 f    
  A_inst/lav_P_reg_3_/D (DFFSSRX1_HVT)                            0.0000    0.0023    0.0000               0.0529     0.1752 f    1.16
  data arrival time                                                                                                   0.1752      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  A_inst/lav_P_reg_3_/CLK (DFFSSRX1_HVT)                                                                   0.0000     1.0000 r    
  library setup time                                                                                      -0.0632     0.9368      
  data required time                                                                                                  0.9368      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9368      
  data arrival time                                                                                                  -0.1752      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7616      


  Startpoint: D_inst/lav_Dout_reg
              (rising edge-triggered flip-flop clocked by upf_clk)
  Endpoint: lav_Dout (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_ip_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.0200     0.0200      
  D_inst/lav_Dout_reg/CLK (DFFX1_HVT)                             0.0000    0.0500    0.0000               0.0000     0.0200 r    1.16
  D_inst/lav_Dout_reg/Q (DFFX1_HVT)                                         0.0149                         0.0691     0.0891 r    1.16
  D_inst/lav_Dout (net)                         1       0.6861                                             0.0000     0.0891 r    
  D_inst/lav_Dout (modD)                                                                                   0.0000     0.0891 r    
  net75 (net)                                           0.6861                                             0.0000     0.0891 r    
  snps_pd_modD__iso_D2Top_snps_lav_Dout_UPF_ISO/D (ISOLORX1_HVT)
                                                                  0.0000    0.0149    0.0000               0.0135     0.1027 r    1.16
  snps_pd_modD__iso_D2Top_snps_lav_Dout_UPF_ISO/Q (ISOLORX1_HVT)            0.0111                         0.0205     0.1231 r    1.16
  lav_Dout (net)                                1       0.0039                                             0.0000     0.1231 r    
  lav_Dout (out)                                                  0.0000    0.0111    0.0000               0.0001     0.1232 r    
  data arrival time                                                                                                   0.1232      

  clock upf_clk (rise edge)                                                                                1.0000     1.0000      
  clock network delay (ideal)                                                                              0.0200     1.0200      
  clock uncertainty                                                                                       -0.0200     1.0000      
  output external delay                                                                                   -0.1000     0.9000      
  data required time                                                                                                  0.9000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9000      
  data arrival time                                                                                                  -0.1232      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7768      


1
