# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/gates.v" \

sv xil_defaultlib  \
"../../../../HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/gates.sv" \
"../../../../HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/TB_HDL Example 4_3.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
