P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		237695
0.n_misses 		12306
0.hit_rate 		95.08
0.miss_rate 		4.92
0.n_upgrade_miss 	1737
0.n_bus_snoops 	13595
0.n_snoop_hits 	360
0.n_writebacks 	75
Memory Traffic:
0.B_written_bus_to_cache 	1575168
0.B_written_cache_to_bus_wb 	9600
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	1584768
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		236404
1.n_misses 		13595
1.hit_rate 		94.56
1.miss_rate 		5.44
1.n_upgrade_miss 	2706
1.n_bus_snoops 	12306
1.n_snoop_hits 	486
1.n_writebacks 	95
Memory Traffic:
1.B_written_bus_to_cache 	1740160
1.B_written_cache_to_bus_wb 	12160
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1752320
1.B_total_traffic_wt 	0
