
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `synth_core_pip.ys' --

1. Executing Verilog-2005 frontend: ../src/core_pip.v
Parsing Verilog input from `../src/core_pip.v' to AST representation.
Generating RTLIL representation for module `\core_pip'.
Warning: reg '\pc_debug' is assigned in a continuous assignment at ../src/core_pip.v:32.12-32.28.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../src/modules/adder.v
Parsing Verilog input from `../src/modules/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../src/modules/alu_control.v
Parsing Verilog input from `../src/modules/alu_control.v' to AST representation.
Generating RTLIL representation for module `\alu_control'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../src/modules/alu.v
Parsing Verilog input from `../src/modules/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../src/modules/control.v
Parsing Verilog input from `../src/modules/control.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../src/modules/imm.v
Parsing Verilog input from `../src/modules/imm.v' to AST representation.
Generating RTLIL representation for module `\imm'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../src/modules/inst_mem.v
Parsing Verilog input from `../src/modules/inst_mem.v' to AST representation.
Generating RTLIL representation for module `\inst_mem'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../src/modules/mux.v
Parsing Verilog input from `../src/modules/mux.v' to AST representation.
Generating RTLIL representation for module `\mux'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../src/modules/pc.v
Parsing Verilog input from `../src/modules/pc.v' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../src/modules/reg_file.v
Parsing Verilog input from `../src/modules/reg_file.v' to AST representation.
Generating RTLIL representation for module `\reg_file'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../src/modules/branch_unit.v
Parsing Verilog input from `../src/modules/branch_unit.v' to AST representation.
Generating RTLIL representation for module `\branch_unit'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../src/stages/fetch.v
Parsing Verilog input from `../src/stages/fetch.v' to AST representation.
Generating RTLIL representation for module `\fetch'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../src/stages/decode.v
Parsing Verilog input from `../src/stages/decode.v' to AST representation.
Generating RTLIL representation for module `\decode'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../src/stages/execute.v
Parsing Verilog input from `../src/stages/execute.v' to AST representation.
Generating RTLIL representation for module `\execute'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../src/stages/memory.v
Parsing Verilog input from `../src/stages/memory.v' to AST representation.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../src/stages/if_id_reg.v
Parsing Verilog input from `../src/stages/if_id_reg.v' to AST representation.
Generating RTLIL representation for module `\if_id_reg'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ../src/stages/id_ex_reg.v
Parsing Verilog input from `../src/stages/id_ex_reg.v' to AST representation.
Generating RTLIL representation for module `\id_ex_reg'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ../src/stages/ex_mem_reg.v
Parsing Verilog input from `../src/stages/ex_mem_reg.v' to AST representation.
Generating RTLIL representation for module `\ex_mem_reg'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ../src/stages/mem_wb_reg.v
Parsing Verilog input from `../src/stages/mem_wb_reg.v' to AST representation.
Generating RTLIL representation for module `\mem_wb_reg'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ../src/stages/hazard_unit.v
Parsing Verilog input from `../src/stages/hazard_unit.v' to AST representation.
Generating RTLIL representation for module `\hazard_unit'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ../src/stages/forwarding_unit.v
Parsing Verilog input from `../src/stages/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\forwarding_unit'.
Successfully finished Verilog frontend.

22. Executing HIERARCHY pass (managing design hierarchy).

22.1. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \mem_wb_reg
Used module:     \memory
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         \adder
Used module:         \branch_unit
Used module:         \alu
Used module:         \alu_control
Used module:         \mux
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \decode
Used module:         \imm
Used module:         \reg_file
Used module:         \control
Used module:     \if_id_reg
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc
Parameter \width = 32

22.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mux'.
Parameter \width = 32
Generating RTLIL representation for module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Parameter \width = 32
Found cached RTLIL representation for module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Parameter \width = 32
Found cached RTLIL representation for module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

22.3. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \width = 32
Found cached RTLIL representation for module `$paramod\mux\width=s32'00000000000000000000000000100000'.

22.4. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \mem_wb_reg
Used module:     \memory
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \branch_unit
Used module:         \alu
Used module:         \alu_control
Used module:         $paramod\mux\width=s32'00000000000000000000000000100000
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \decode
Used module:         \imm
Used module:         \reg_file
Used module:         \control
Used module:     \if_id_reg
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc

22.5. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \mem_wb_reg
Used module:     \memory
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \branch_unit
Used module:         \alu
Used module:         \alu_control
Used module:         $paramod\mux\width=s32'00000000000000000000000000100000
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \decode
Used module:         \imm
Used module:         \reg_file
Used module:         \control
Used module:     \if_id_reg
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc
Removing unused module `\mux'.
Removing unused module `\adder'.
Removed 2 unused modules.

23. Executing PROC pass (convert processes to netlists).

23.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `inst_mem.$proc$../src/modules/inst_mem.v:0$23'.
Cleaned up 0 empty switches.

23.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$../src/stages/forwarding_unit.v:24$1041 in module forwarding_unit.
Marked 1 switch rules as full_case in process $proc$../src/stages/mem_wb_reg.v:26$1034 in module mem_wb_reg.
Marked 1 switch rules as full_case in process $proc$../src/stages/ex_mem_reg.v:30$1033 in module ex_mem_reg.
Marked 2 switch rules as full_case in process $proc$../src/stages/id_ex_reg.v:53$1032 in module id_ex_reg.
Marked 2 switch rules as full_case in process $proc$../src/stages/if_id_reg.v:26$1030 in module if_id_reg.
Marked 1 switch rules as full_case in process $proc$../src/stages/memory.v:46$1028 in module memory.
Marked 2 switch rules as full_case in process $proc$../src/stages/memory.v:29$506 in module memory.
Marked 2 switch rules as full_case in process $proc$../src/stages/execute.v:59$247 in module execute.
Marked 2 switch rules as full_case in process $proc$../src/modules/branch_unit.v:13$240 in module branch_unit.
Marked 2 switch rules as full_case in process $proc$../src/modules/reg_file.v:55$93 in module reg_file.
Marked 1 switch rules as full_case in process $proc$../src/modules/pc.v:7$26 in module pc.
Marked 1 switch rules as full_case in process $proc$../src/modules/imm.v:7$20 in module imm.
Marked 1 switch rules as full_case in process $proc$../src/modules/control.v:12$19 in module control.
Marked 1 switch rules as full_case in process $proc$../src/modules/alu.v:7$4 in module alu.
Removed 1 dead cases from process $proc$../src/modules/alu_control.v:8$3 in module alu_control.
Marked 2 switch rules as full_case in process $proc$../src/modules/alu_control.v:8$3 in module alu_control.
Removed a total of 1 dead cases.

23.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 346 assignments to connections.

23.4. Executing PROC_INIT pass (extract init attributes).

23.5. Executing PROC_ARST pass (detect async resets in processes).

23.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~25 debug messages>

23.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\forwarding_unit.$proc$../src/stages/forwarding_unit.v:24$1041'.
     1/4: $2\forwardB[1:0]
     2/4: $2\forwardA[1:0]
     3/4: $1\forwardB[1:0]
     4/4: $1\forwardA[1:0]
Creating decoders for process `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
     1/5: $0\rd_out[4:0]
     2/5: $0\mem_read_data_out[31:0]
     3/5: $0\alu_result_out[31:0]
     4/5: $0\MemToReg_out[0:0]
     5/5: $0\RegWrite_out[0:0]
Creating decoders for process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
     1/7: $0\rd_out[4:0]
     2/7: $0\rs2_data_out[31:0]
     3/7: $0\alu_result_out[31:0]
     4/7: $0\MemToReg_out[0:0]
     5/7: $0\MemWrite_out[0:0]
     6/7: $0\MemRead_out[0:0]
     7/7: $0\RegWrite_out[0:0]
Creating decoders for process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
     1/16: $0\ALUOp_out[1:0]
     2/16: $0\Branch_out[0:0]
     3/16: $0\ALUSrc_out[0:0]
     4/16: $0\MemToReg_out[0:0]
     5/16: $0\MemWrite_out[0:0]
     6/16: $0\MemRead_out[0:0]
     7/16: $0\RegWrite_out[0:0]
     8/16: $0\funct7_5_out[0:0]
     9/16: $0\funct3_out[2:0]
    10/16: $0\rd_out[4:0]
    11/16: $0\rs2_out[4:0]
    12/16: $0\rs1_out[4:0]
    13/16: $0\imm_out[31:0]
    14/16: $0\rs2_data_out[31:0]
    15/16: $0\rs1_data_out[31:0]
    16/16: $0\pc_out[31:0]
Creating decoders for process `\if_id_reg.$proc$../src/stages/if_id_reg.v:26$1030'.
     1/2: $0\instr_out[31:0]
     2/2: $0\pc_out[31:0]
Creating decoders for process `\memory.$proc$../src/stages/memory.v:46$1028'.
     1/1: $1\read_data_out[31:0]
Creating decoders for process `\memory.$proc$../src/stages/memory.v:29$506'.
     1/263: $2$memwr$\data_mem$../src/stages/memory.v:36$505_EN[31:0]$1027
     2/263: $2$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$1026
     3/263: $2$memwr$\data_mem$../src/stages/memory.v:36$505_ADDR[7:0]$1025
     4/263: $1\i[31:0]
     5/263: $1$memwr$\data_mem$../src/stages/memory.v:32$504_EN[31:0]$1021
     6/263: $1$memwr$\data_mem$../src/stages/memory.v:32$503_EN[31:0]$1020
     7/263: $1$memwr$\data_mem$../src/stages/memory.v:32$502_EN[31:0]$1019
     8/263: $1$memwr$\data_mem$../src/stages/memory.v:32$501_EN[31:0]$1018
     9/263: $1$memwr$\data_mem$../src/stages/memory.v:32$500_EN[31:0]$1017
    10/263: $1$memwr$\data_mem$../src/stages/memory.v:32$499_EN[31:0]$1016
    11/263: $1$memwr$\data_mem$../src/stages/memory.v:32$498_EN[31:0]$1015
    12/263: $1$memwr$\data_mem$../src/stages/memory.v:32$497_EN[31:0]$1014
    13/263: $1$memwr$\data_mem$../src/stages/memory.v:32$496_EN[31:0]$1013
    14/263: $1$memwr$\data_mem$../src/stages/memory.v:32$495_EN[31:0]$1012
    15/263: $1$memwr$\data_mem$../src/stages/memory.v:32$494_EN[31:0]$1011
    16/263: $1$memwr$\data_mem$../src/stages/memory.v:32$493_EN[31:0]$1010
    17/263: $1$memwr$\data_mem$../src/stages/memory.v:32$492_EN[31:0]$1009
    18/263: $1$memwr$\data_mem$../src/stages/memory.v:32$491_EN[31:0]$1008
    19/263: $1$memwr$\data_mem$../src/stages/memory.v:32$490_EN[31:0]$1007
    20/263: $1$memwr$\data_mem$../src/stages/memory.v:32$489_EN[31:0]$1006
    21/263: $1$memwr$\data_mem$../src/stages/memory.v:32$488_EN[31:0]$1005
    22/263: $1$memwr$\data_mem$../src/stages/memory.v:32$487_EN[31:0]$1004
    23/263: $1$memwr$\data_mem$../src/stages/memory.v:32$486_EN[31:0]$1003
    24/263: $1$memwr$\data_mem$../src/stages/memory.v:32$485_EN[31:0]$1002
    25/263: $1$memwr$\data_mem$../src/stages/memory.v:32$484_EN[31:0]$1001
    26/263: $1$memwr$\data_mem$../src/stages/memory.v:32$483_EN[31:0]$1000
    27/263: $1$memwr$\data_mem$../src/stages/memory.v:32$482_EN[31:0]$999
    28/263: $1$memwr$\data_mem$../src/stages/memory.v:32$481_EN[31:0]$998
    29/263: $1$memwr$\data_mem$../src/stages/memory.v:32$480_EN[31:0]$997
    30/263: $1$memwr$\data_mem$../src/stages/memory.v:32$479_EN[31:0]$996
    31/263: $1$memwr$\data_mem$../src/stages/memory.v:32$478_EN[31:0]$995
    32/263: $1$memwr$\data_mem$../src/stages/memory.v:32$477_EN[31:0]$994
    33/263: $1$memwr$\data_mem$../src/stages/memory.v:32$476_EN[31:0]$993
    34/263: $1$memwr$\data_mem$../src/stages/memory.v:32$475_EN[31:0]$992
    35/263: $1$memwr$\data_mem$../src/stages/memory.v:32$474_EN[31:0]$991
    36/263: $1$memwr$\data_mem$../src/stages/memory.v:32$473_EN[31:0]$990
    37/263: $1$memwr$\data_mem$../src/stages/memory.v:32$472_EN[31:0]$989
    38/263: $1$memwr$\data_mem$../src/stages/memory.v:32$471_EN[31:0]$988
    39/263: $1$memwr$\data_mem$../src/stages/memory.v:32$470_EN[31:0]$987
    40/263: $1$memwr$\data_mem$../src/stages/memory.v:32$469_EN[31:0]$986
    41/263: $1$memwr$\data_mem$../src/stages/memory.v:32$468_EN[31:0]$985
    42/263: $1$memwr$\data_mem$../src/stages/memory.v:32$467_EN[31:0]$984
    43/263: $1$memwr$\data_mem$../src/stages/memory.v:32$466_EN[31:0]$983
    44/263: $1$memwr$\data_mem$../src/stages/memory.v:32$465_EN[31:0]$982
    45/263: $1$memwr$\data_mem$../src/stages/memory.v:32$464_EN[31:0]$981
    46/263: $1$memwr$\data_mem$../src/stages/memory.v:32$463_EN[31:0]$980
    47/263: $1$memwr$\data_mem$../src/stages/memory.v:32$462_EN[31:0]$979
    48/263: $1$memwr$\data_mem$../src/stages/memory.v:32$461_EN[31:0]$978
    49/263: $1$memwr$\data_mem$../src/stages/memory.v:32$460_EN[31:0]$977
    50/263: $1$memwr$\data_mem$../src/stages/memory.v:32$459_EN[31:0]$976
    51/263: $1$memwr$\data_mem$../src/stages/memory.v:32$458_EN[31:0]$975
    52/263: $1$memwr$\data_mem$../src/stages/memory.v:32$457_EN[31:0]$974
    53/263: $1$memwr$\data_mem$../src/stages/memory.v:32$456_EN[31:0]$973
    54/263: $1$memwr$\data_mem$../src/stages/memory.v:32$455_EN[31:0]$972
    55/263: $1$memwr$\data_mem$../src/stages/memory.v:32$454_EN[31:0]$971
    56/263: $1$memwr$\data_mem$../src/stages/memory.v:32$453_EN[31:0]$970
    57/263: $1$memwr$\data_mem$../src/stages/memory.v:32$452_EN[31:0]$969
    58/263: $1$memwr$\data_mem$../src/stages/memory.v:32$451_EN[31:0]$968
    59/263: $1$memwr$\data_mem$../src/stages/memory.v:32$450_EN[31:0]$967
    60/263: $1$memwr$\data_mem$../src/stages/memory.v:32$449_EN[31:0]$966
    61/263: $1$memwr$\data_mem$../src/stages/memory.v:32$448_EN[31:0]$965
    62/263: $1$memwr$\data_mem$../src/stages/memory.v:32$447_EN[31:0]$964
    63/263: $1$memwr$\data_mem$../src/stages/memory.v:32$446_EN[31:0]$963
    64/263: $1$memwr$\data_mem$../src/stages/memory.v:32$445_EN[31:0]$962
    65/263: $1$memwr$\data_mem$../src/stages/memory.v:32$444_EN[31:0]$961
    66/263: $1$memwr$\data_mem$../src/stages/memory.v:32$443_EN[31:0]$960
    67/263: $1$memwr$\data_mem$../src/stages/memory.v:32$442_EN[31:0]$959
    68/263: $1$memwr$\data_mem$../src/stages/memory.v:32$441_EN[31:0]$958
    69/263: $1$memwr$\data_mem$../src/stages/memory.v:32$440_EN[31:0]$957
    70/263: $1$memwr$\data_mem$../src/stages/memory.v:32$439_EN[31:0]$956
    71/263: $1$memwr$\data_mem$../src/stages/memory.v:32$438_EN[31:0]$955
    72/263: $1$memwr$\data_mem$../src/stages/memory.v:32$437_EN[31:0]$954
    73/263: $1$memwr$\data_mem$../src/stages/memory.v:32$436_EN[31:0]$953
    74/263: $1$memwr$\data_mem$../src/stages/memory.v:32$435_EN[31:0]$952
    75/263: $1$memwr$\data_mem$../src/stages/memory.v:32$434_EN[31:0]$951
    76/263: $1$memwr$\data_mem$../src/stages/memory.v:32$433_EN[31:0]$950
    77/263: $1$memwr$\data_mem$../src/stages/memory.v:32$432_EN[31:0]$949
    78/263: $1$memwr$\data_mem$../src/stages/memory.v:32$431_EN[31:0]$948
    79/263: $1$memwr$\data_mem$../src/stages/memory.v:32$430_EN[31:0]$947
    80/263: $1$memwr$\data_mem$../src/stages/memory.v:32$429_EN[31:0]$946
    81/263: $1$memwr$\data_mem$../src/stages/memory.v:32$428_EN[31:0]$945
    82/263: $1$memwr$\data_mem$../src/stages/memory.v:32$427_EN[31:0]$944
    83/263: $1$memwr$\data_mem$../src/stages/memory.v:32$426_EN[31:0]$943
    84/263: $1$memwr$\data_mem$../src/stages/memory.v:32$425_EN[31:0]$942
    85/263: $1$memwr$\data_mem$../src/stages/memory.v:32$424_EN[31:0]$941
    86/263: $1$memwr$\data_mem$../src/stages/memory.v:32$423_EN[31:0]$940
    87/263: $1$memwr$\data_mem$../src/stages/memory.v:32$422_EN[31:0]$939
    88/263: $1$memwr$\data_mem$../src/stages/memory.v:32$421_EN[31:0]$938
    89/263: $1$memwr$\data_mem$../src/stages/memory.v:32$420_EN[31:0]$937
    90/263: $1$memwr$\data_mem$../src/stages/memory.v:32$419_EN[31:0]$936
    91/263: $1$memwr$\data_mem$../src/stages/memory.v:32$418_EN[31:0]$935
    92/263: $1$memwr$\data_mem$../src/stages/memory.v:32$417_EN[31:0]$934
    93/263: $1$memwr$\data_mem$../src/stages/memory.v:32$416_EN[31:0]$933
    94/263: $1$memwr$\data_mem$../src/stages/memory.v:32$415_EN[31:0]$932
    95/263: $1$memwr$\data_mem$../src/stages/memory.v:32$414_EN[31:0]$931
    96/263: $1$memwr$\data_mem$../src/stages/memory.v:32$413_EN[31:0]$930
    97/263: $1$memwr$\data_mem$../src/stages/memory.v:32$412_EN[31:0]$929
    98/263: $1$memwr$\data_mem$../src/stages/memory.v:32$411_EN[31:0]$928
    99/263: $1$memwr$\data_mem$../src/stages/memory.v:32$410_EN[31:0]$927
   100/263: $1$memwr$\data_mem$../src/stages/memory.v:32$409_EN[31:0]$926
   101/263: $1$memwr$\data_mem$../src/stages/memory.v:32$408_EN[31:0]$925
   102/263: $1$memwr$\data_mem$../src/stages/memory.v:32$407_EN[31:0]$924
   103/263: $1$memwr$\data_mem$../src/stages/memory.v:32$406_EN[31:0]$923
   104/263: $1$memwr$\data_mem$../src/stages/memory.v:32$405_EN[31:0]$922
   105/263: $1$memwr$\data_mem$../src/stages/memory.v:32$404_EN[31:0]$921
   106/263: $1$memwr$\data_mem$../src/stages/memory.v:32$403_EN[31:0]$920
   107/263: $1$memwr$\data_mem$../src/stages/memory.v:32$402_EN[31:0]$919
   108/263: $1$memwr$\data_mem$../src/stages/memory.v:32$401_EN[31:0]$918
   109/263: $1$memwr$\data_mem$../src/stages/memory.v:32$400_EN[31:0]$917
   110/263: $1$memwr$\data_mem$../src/stages/memory.v:32$399_EN[31:0]$916
   111/263: $1$memwr$\data_mem$../src/stages/memory.v:32$398_EN[31:0]$915
   112/263: $1$memwr$\data_mem$../src/stages/memory.v:32$397_EN[31:0]$914
   113/263: $1$memwr$\data_mem$../src/stages/memory.v:32$396_EN[31:0]$913
   114/263: $1$memwr$\data_mem$../src/stages/memory.v:32$395_EN[31:0]$912
   115/263: $1$memwr$\data_mem$../src/stages/memory.v:32$394_EN[31:0]$911
   116/263: $1$memwr$\data_mem$../src/stages/memory.v:32$393_EN[31:0]$910
   117/263: $1$memwr$\data_mem$../src/stages/memory.v:32$392_EN[31:0]$909
   118/263: $1$memwr$\data_mem$../src/stages/memory.v:32$391_EN[31:0]$908
   119/263: $1$memwr$\data_mem$../src/stages/memory.v:32$390_EN[31:0]$907
   120/263: $1$memwr$\data_mem$../src/stages/memory.v:32$389_EN[31:0]$906
   121/263: $1$memwr$\data_mem$../src/stages/memory.v:32$388_EN[31:0]$905
   122/263: $1$memwr$\data_mem$../src/stages/memory.v:32$387_EN[31:0]$904
   123/263: $1$memwr$\data_mem$../src/stages/memory.v:32$386_EN[31:0]$903
   124/263: $1$memwr$\data_mem$../src/stages/memory.v:32$385_EN[31:0]$902
   125/263: $1$memwr$\data_mem$../src/stages/memory.v:32$384_EN[31:0]$901
   126/263: $1$memwr$\data_mem$../src/stages/memory.v:32$383_EN[31:0]$900
   127/263: $1$memwr$\data_mem$../src/stages/memory.v:32$382_EN[31:0]$899
   128/263: $1$memwr$\data_mem$../src/stages/memory.v:32$381_EN[31:0]$898
   129/263: $1$memwr$\data_mem$../src/stages/memory.v:32$380_EN[31:0]$897
   130/263: $1$memwr$\data_mem$../src/stages/memory.v:32$379_EN[31:0]$896
   131/263: $1$memwr$\data_mem$../src/stages/memory.v:32$378_EN[31:0]$895
   132/263: $1$memwr$\data_mem$../src/stages/memory.v:32$377_EN[31:0]$894
   133/263: $1$memwr$\data_mem$../src/stages/memory.v:32$376_EN[31:0]$893
   134/263: $1$memwr$\data_mem$../src/stages/memory.v:32$375_EN[31:0]$892
   135/263: $1$memwr$\data_mem$../src/stages/memory.v:32$374_EN[31:0]$891
   136/263: $1$memwr$\data_mem$../src/stages/memory.v:32$373_EN[31:0]$890
   137/263: $1$memwr$\data_mem$../src/stages/memory.v:32$372_EN[31:0]$889
   138/263: $1$memwr$\data_mem$../src/stages/memory.v:32$371_EN[31:0]$888
   139/263: $1$memwr$\data_mem$../src/stages/memory.v:32$370_EN[31:0]$887
   140/263: $1$memwr$\data_mem$../src/stages/memory.v:32$369_EN[31:0]$886
   141/263: $1$memwr$\data_mem$../src/stages/memory.v:32$368_EN[31:0]$885
   142/263: $1$memwr$\data_mem$../src/stages/memory.v:32$367_EN[31:0]$884
   143/263: $1$memwr$\data_mem$../src/stages/memory.v:32$366_EN[31:0]$883
   144/263: $1$memwr$\data_mem$../src/stages/memory.v:32$365_EN[31:0]$882
   145/263: $1$memwr$\data_mem$../src/stages/memory.v:32$364_EN[31:0]$881
   146/263: $1$memwr$\data_mem$../src/stages/memory.v:32$363_EN[31:0]$880
   147/263: $1$memwr$\data_mem$../src/stages/memory.v:32$362_EN[31:0]$879
   148/263: $1$memwr$\data_mem$../src/stages/memory.v:32$361_EN[31:0]$878
   149/263: $1$memwr$\data_mem$../src/stages/memory.v:32$360_EN[31:0]$877
   150/263: $1$memwr$\data_mem$../src/stages/memory.v:32$359_EN[31:0]$876
   151/263: $1$memwr$\data_mem$../src/stages/memory.v:32$358_EN[31:0]$875
   152/263: $1$memwr$\data_mem$../src/stages/memory.v:32$357_EN[31:0]$874
   153/263: $1$memwr$\data_mem$../src/stages/memory.v:32$356_EN[31:0]$873
   154/263: $1$memwr$\data_mem$../src/stages/memory.v:32$355_EN[31:0]$872
   155/263: $1$memwr$\data_mem$../src/stages/memory.v:32$354_EN[31:0]$871
   156/263: $1$memwr$\data_mem$../src/stages/memory.v:32$353_EN[31:0]$870
   157/263: $1$memwr$\data_mem$../src/stages/memory.v:32$352_EN[31:0]$869
   158/263: $1$memwr$\data_mem$../src/stages/memory.v:32$351_EN[31:0]$868
   159/263: $1$memwr$\data_mem$../src/stages/memory.v:32$350_EN[31:0]$867
   160/263: $1$memwr$\data_mem$../src/stages/memory.v:32$349_EN[31:0]$866
   161/263: $1$memwr$\data_mem$../src/stages/memory.v:32$348_EN[31:0]$865
   162/263: $1$memwr$\data_mem$../src/stages/memory.v:32$347_EN[31:0]$864
   163/263: $1$memwr$\data_mem$../src/stages/memory.v:32$346_EN[31:0]$863
   164/263: $1$memwr$\data_mem$../src/stages/memory.v:32$345_EN[31:0]$862
   165/263: $1$memwr$\data_mem$../src/stages/memory.v:32$344_EN[31:0]$861
   166/263: $1$memwr$\data_mem$../src/stages/memory.v:32$343_EN[31:0]$860
   167/263: $1$memwr$\data_mem$../src/stages/memory.v:32$342_EN[31:0]$859
   168/263: $1$memwr$\data_mem$../src/stages/memory.v:32$341_EN[31:0]$858
   169/263: $1$memwr$\data_mem$../src/stages/memory.v:32$340_EN[31:0]$857
   170/263: $1$memwr$\data_mem$../src/stages/memory.v:32$339_EN[31:0]$856
   171/263: $1$memwr$\data_mem$../src/stages/memory.v:32$338_EN[31:0]$855
   172/263: $1$memwr$\data_mem$../src/stages/memory.v:32$337_EN[31:0]$854
   173/263: $1$memwr$\data_mem$../src/stages/memory.v:32$336_EN[31:0]$853
   174/263: $1$memwr$\data_mem$../src/stages/memory.v:32$335_EN[31:0]$852
   175/263: $1$memwr$\data_mem$../src/stages/memory.v:32$334_EN[31:0]$851
   176/263: $1$memwr$\data_mem$../src/stages/memory.v:32$333_EN[31:0]$850
   177/263: $1$memwr$\data_mem$../src/stages/memory.v:32$332_EN[31:0]$849
   178/263: $1$memwr$\data_mem$../src/stages/memory.v:32$331_EN[31:0]$848
   179/263: $1$memwr$\data_mem$../src/stages/memory.v:32$330_EN[31:0]$847
   180/263: $1$memwr$\data_mem$../src/stages/memory.v:32$329_EN[31:0]$846
   181/263: $1$memwr$\data_mem$../src/stages/memory.v:32$328_EN[31:0]$845
   182/263: $1$memwr$\data_mem$../src/stages/memory.v:32$327_EN[31:0]$844
   183/263: $1$memwr$\data_mem$../src/stages/memory.v:32$326_EN[31:0]$843
   184/263: $1$memwr$\data_mem$../src/stages/memory.v:32$325_EN[31:0]$842
   185/263: $1$memwr$\data_mem$../src/stages/memory.v:32$324_EN[31:0]$841
   186/263: $1$memwr$\data_mem$../src/stages/memory.v:32$323_EN[31:0]$840
   187/263: $1$memwr$\data_mem$../src/stages/memory.v:32$322_EN[31:0]$839
   188/263: $1$memwr$\data_mem$../src/stages/memory.v:32$321_EN[31:0]$838
   189/263: $1$memwr$\data_mem$../src/stages/memory.v:32$320_EN[31:0]$837
   190/263: $1$memwr$\data_mem$../src/stages/memory.v:32$319_EN[31:0]$836
   191/263: $1$memwr$\data_mem$../src/stages/memory.v:32$318_EN[31:0]$835
   192/263: $1$memwr$\data_mem$../src/stages/memory.v:32$317_EN[31:0]$834
   193/263: $1$memwr$\data_mem$../src/stages/memory.v:32$316_EN[31:0]$833
   194/263: $1$memwr$\data_mem$../src/stages/memory.v:32$315_EN[31:0]$832
   195/263: $1$memwr$\data_mem$../src/stages/memory.v:32$314_EN[31:0]$831
   196/263: $1$memwr$\data_mem$../src/stages/memory.v:32$313_EN[31:0]$830
   197/263: $1$memwr$\data_mem$../src/stages/memory.v:32$312_EN[31:0]$829
   198/263: $1$memwr$\data_mem$../src/stages/memory.v:32$311_EN[31:0]$828
   199/263: $1$memwr$\data_mem$../src/stages/memory.v:32$310_EN[31:0]$827
   200/263: $1$memwr$\data_mem$../src/stages/memory.v:32$309_EN[31:0]$826
   201/263: $1$memwr$\data_mem$../src/stages/memory.v:32$308_EN[31:0]$825
   202/263: $1$memwr$\data_mem$../src/stages/memory.v:32$307_EN[31:0]$824
   203/263: $1$memwr$\data_mem$../src/stages/memory.v:32$306_EN[31:0]$823
   204/263: $1$memwr$\data_mem$../src/stages/memory.v:32$305_EN[31:0]$822
   205/263: $1$memwr$\data_mem$../src/stages/memory.v:32$304_EN[31:0]$821
   206/263: $1$memwr$\data_mem$../src/stages/memory.v:32$303_EN[31:0]$820
   207/263: $1$memwr$\data_mem$../src/stages/memory.v:32$302_EN[31:0]$819
   208/263: $1$memwr$\data_mem$../src/stages/memory.v:32$301_EN[31:0]$818
   209/263: $1$memwr$\data_mem$../src/stages/memory.v:32$300_EN[31:0]$817
   210/263: $1$memwr$\data_mem$../src/stages/memory.v:32$299_EN[31:0]$816
   211/263: $1$memwr$\data_mem$../src/stages/memory.v:32$298_EN[31:0]$815
   212/263: $1$memwr$\data_mem$../src/stages/memory.v:32$297_EN[31:0]$814
   213/263: $1$memwr$\data_mem$../src/stages/memory.v:32$296_EN[31:0]$813
   214/263: $1$memwr$\data_mem$../src/stages/memory.v:32$295_EN[31:0]$812
   215/263: $1$memwr$\data_mem$../src/stages/memory.v:32$294_EN[31:0]$811
   216/263: $1$memwr$\data_mem$../src/stages/memory.v:32$293_EN[31:0]$810
   217/263: $1$memwr$\data_mem$../src/stages/memory.v:32$292_EN[31:0]$809
   218/263: $1$memwr$\data_mem$../src/stages/memory.v:32$291_EN[31:0]$808
   219/263: $1$memwr$\data_mem$../src/stages/memory.v:32$290_EN[31:0]$807
   220/263: $1$memwr$\data_mem$../src/stages/memory.v:32$289_EN[31:0]$806
   221/263: $1$memwr$\data_mem$../src/stages/memory.v:32$288_EN[31:0]$805
   222/263: $1$memwr$\data_mem$../src/stages/memory.v:32$287_EN[31:0]$804
   223/263: $1$memwr$\data_mem$../src/stages/memory.v:32$286_EN[31:0]$803
   224/263: $1$memwr$\data_mem$../src/stages/memory.v:32$285_EN[31:0]$802
   225/263: $1$memwr$\data_mem$../src/stages/memory.v:32$284_EN[31:0]$801
   226/263: $1$memwr$\data_mem$../src/stages/memory.v:32$283_EN[31:0]$800
   227/263: $1$memwr$\data_mem$../src/stages/memory.v:32$282_EN[31:0]$799
   228/263: $1$memwr$\data_mem$../src/stages/memory.v:32$281_EN[31:0]$798
   229/263: $1$memwr$\data_mem$../src/stages/memory.v:32$280_EN[31:0]$797
   230/263: $1$memwr$\data_mem$../src/stages/memory.v:32$279_EN[31:0]$796
   231/263: $1$memwr$\data_mem$../src/stages/memory.v:32$278_EN[31:0]$795
   232/263: $1$memwr$\data_mem$../src/stages/memory.v:32$277_EN[31:0]$794
   233/263: $1$memwr$\data_mem$../src/stages/memory.v:32$276_EN[31:0]$793
   234/263: $1$memwr$\data_mem$../src/stages/memory.v:32$275_EN[31:0]$792
   235/263: $1$memwr$\data_mem$../src/stages/memory.v:32$274_EN[31:0]$791
   236/263: $1$memwr$\data_mem$../src/stages/memory.v:32$273_EN[31:0]$790
   237/263: $1$memwr$\data_mem$../src/stages/memory.v:32$272_EN[31:0]$789
   238/263: $1$memwr$\data_mem$../src/stages/memory.v:32$271_EN[31:0]$788
   239/263: $1$memwr$\data_mem$../src/stages/memory.v:32$270_EN[31:0]$787
   240/263: $1$memwr$\data_mem$../src/stages/memory.v:32$269_EN[31:0]$786
   241/263: $1$memwr$\data_mem$../src/stages/memory.v:32$268_EN[31:0]$785
   242/263: $1$memwr$\data_mem$../src/stages/memory.v:32$267_EN[31:0]$784
   243/263: $1$memwr$\data_mem$../src/stages/memory.v:32$266_EN[31:0]$783
   244/263: $1$memwr$\data_mem$../src/stages/memory.v:32$265_EN[31:0]$782
   245/263: $1$memwr$\data_mem$../src/stages/memory.v:32$264_EN[31:0]$781
   246/263: $1$memwr$\data_mem$../src/stages/memory.v:32$263_EN[31:0]$780
   247/263: $1$memwr$\data_mem$../src/stages/memory.v:32$262_EN[31:0]$779
   248/263: $1$memwr$\data_mem$../src/stages/memory.v:32$261_EN[31:0]$778
   249/263: $1$memwr$\data_mem$../src/stages/memory.v:32$260_EN[31:0]$777
   250/263: $1$memwr$\data_mem$../src/stages/memory.v:32$259_EN[31:0]$776
   251/263: $1$memwr$\data_mem$../src/stages/memory.v:32$258_EN[31:0]$775
   252/263: $1$memwr$\data_mem$../src/stages/memory.v:32$257_EN[31:0]$774
   253/263: $1$memwr$\data_mem$../src/stages/memory.v:32$256_EN[31:0]$773
   254/263: $1$memwr$\data_mem$../src/stages/memory.v:32$255_EN[31:0]$772
   255/263: $1$memwr$\data_mem$../src/stages/memory.v:32$254_EN[31:0]$771
   256/263: $1$memwr$\data_mem$../src/stages/memory.v:32$253_EN[31:0]$770
   257/263: $1$memwr$\data_mem$../src/stages/memory.v:32$252_EN[31:0]$769
   258/263: $1$memwr$\data_mem$../src/stages/memory.v:32$251_EN[31:0]$768
   259/263: $1$memwr$\data_mem$../src/stages/memory.v:32$250_EN[31:0]$767
   260/263: $1$memwr$\data_mem$../src/stages/memory.v:32$249_EN[31:0]$766
   261/263: $1$memwr$\data_mem$../src/stages/memory.v:36$505_EN[31:0]$1024
   262/263: $1$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$1023
   263/263: $1$memwr$\data_mem$../src/stages/memory.v:36$505_ADDR[7:0]$1022
Creating decoders for process `\execute.$proc$../src/stages/execute.v:59$247'.
     1/2: $1\opB[31:0]
     2/2: $1\opA[31:0]
Creating decoders for process `\branch_unit.$proc$../src/modules/branch_unit.v:13$240'.
     1/2: $2\t[0:0]
     2/2: $1\t[0:0]
Creating decoders for process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
Creating decoders for process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
     1/39: $2$memwr$\Registers$../src/modules/reg_file.v:62$92_EN[31:0]$168
     2/39: $2$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$167
     3/39: $2$memwr$\Registers$../src/modules/reg_file.v:62$92_ADDR[4:0]$166
     4/39: $1\i[31:0]
     5/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$91_EN[31:0]$160
     6/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$90_EN[31:0]$159
     7/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$89_EN[31:0]$158
     8/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$88_EN[31:0]$157
     9/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$87_EN[31:0]$156
    10/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$86_EN[31:0]$155
    11/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$85_EN[31:0]$154
    12/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$84_EN[31:0]$153
    13/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$83_EN[31:0]$152
    14/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$82_EN[31:0]$151
    15/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$81_EN[31:0]$150
    16/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$80_EN[31:0]$149
    17/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$79_EN[31:0]$148
    18/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$78_EN[31:0]$147
    19/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$77_EN[31:0]$146
    20/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$76_EN[31:0]$145
    21/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$75_EN[31:0]$144
    22/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$74_EN[31:0]$143
    23/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$73_EN[31:0]$142
    24/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$72_EN[31:0]$141
    25/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$71_EN[31:0]$140
    26/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$70_EN[31:0]$139
    27/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$69_EN[31:0]$138
    28/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$68_EN[31:0]$137
    29/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$67_EN[31:0]$136
    30/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$66_EN[31:0]$135
    31/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$65_EN[31:0]$134
    32/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$64_EN[31:0]$133
    33/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$63_EN[31:0]$132
    34/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$62_EN[31:0]$131
    35/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$61_EN[31:0]$130
    36/39: $1$memwr$\Registers$../src/modules/reg_file.v:58$60_EN[31:0]$129
    37/39: $1$memwr$\Registers$../src/modules/reg_file.v:62$92_EN[31:0]$163
    38/39: $1$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$162
    39/39: $1$memwr$\Registers$../src/modules/reg_file.v:62$92_ADDR[4:0]$161
Creating decoders for process `\pc.$proc$../src/modules/pc.v:7$26'.
     1/1: $0\pc_out[31:0]
Creating decoders for process `\imm.$proc$../src/modules/imm.v:7$20'.
     1/1: $1\imm_out[31:0]
Creating decoders for process `\control.$proc$../src/modules/control.v:12$19'.
     1/1: { $1\ALUSrc[0:0] $1\MemToReg[0:0] $1\RegWrite[0:0] $1\MemRead[0:0] $1\MemWrite[0:0] $1\Branch[0:0] $1\ALUOp[1:0] }
Creating decoders for process `\alu.$proc$../src/modules/alu.v:7$4'.
     1/1: $1\alu_out[31:0]
Creating decoders for process `\alu_control.$proc$../src/modules/alu_control.v:8$3'.
     1/2: $2\ALUCtrl[3:0]
     2/2: $1\ALUCtrl[3:0]
Creating decoders for process `$paramod\mux\width=s32'00000000000000000000000000100000.$proc$../src/modules/mux.v:6$1070'.

23.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\forwarding_unit.\forwardA' from process `\forwarding_unit.$proc$../src/stages/forwarding_unit.v:24$1041'.
No latch inferred for signal `\forwarding_unit.\forwardB' from process `\forwarding_unit.$proc$../src/stages/forwarding_unit.v:24$1041'.
No latch inferred for signal `\memory.\read_data_out' from process `\memory.$proc$../src/stages/memory.v:46$1028'.
No latch inferred for signal `\execute.\opA' from process `\execute.$proc$../src/stages/execute.v:59$247'.
No latch inferred for signal `\execute.\opB' from process `\execute.$proc$../src/stages/execute.v:59$247'.
No latch inferred for signal `\branch_unit.\t' from process `\branch_unit.$proc$../src/modules/branch_unit.v:13$240'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:20$28_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:21$29_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:22$30_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:23$31_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:24$32_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:25$33_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:26$34_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:27$35_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:28$36_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:29$37_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:30$38_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:31$39_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:32$40_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:33$41_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:34$42_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:35$43_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:36$44_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:37$45_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:38$46_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:39$47_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:40$48_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:41$49_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:42$50_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:43$51_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:44$52_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:45$53_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:46$54_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:47$55_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:48$56_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:49$57_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:50$58_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:51$59_EN' from process `\reg_file.$proc$../src/modules/reg_file.v:0$207'.
No latch inferred for signal `\imm.\imm_out' from process `\imm.$proc$../src/modules/imm.v:7$20'.
No latch inferred for signal `\control.\MemRead' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\control.\MemWrite' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\control.\ALUOp' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\control.\RegWrite' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\control.\MemToReg' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\control.\ALUSrc' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\control.\Branch' from process `\control.$proc$../src/modules/control.v:12$19'.
No latch inferred for signal `\alu.\alu_out' from process `\alu.$proc$../src/modules/alu.v:7$4'.
No latch inferred for signal `\alu.\zero' from process `\alu.$proc$../src/modules/alu.v:7$4'.
No latch inferred for signal `\alu_control.\ALUCtrl' from process `\alu_control.$proc$../src/modules/alu_control.v:8$3'.
No latch inferred for signal `$paramod\mux\width=s32'00000000000000000000000000100000.\out' from process `$paramod\mux\width=s32'00000000000000000000000000100000.$proc$../src/modules/mux.v:6$1070'.

23.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mem_wb_reg.\rd_out' using process `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `\mem_wb_reg.\RegWrite_out' using process `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `\mem_wb_reg.\MemToReg_out' using process `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `\mem_wb_reg.\alu_result_out' using process `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `\mem_wb_reg.\mem_read_data_out' using process `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `\ex_mem_reg.\rs2_data_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `\ex_mem_reg.\rd_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `\ex_mem_reg.\RegWrite_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `\ex_mem_reg.\MemRead_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `\ex_mem_reg.\MemWrite_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `\ex_mem_reg.\MemToReg_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `\ex_mem_reg.\alu_result_out' using process `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `\id_ex_reg.\pc_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `\id_ex_reg.\rs1_data_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `\id_ex_reg.\rs2_data_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `\id_ex_reg.\imm_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `\id_ex_reg.\rs1_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `\id_ex_reg.\rs2_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `\id_ex_reg.\rd_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `\id_ex_reg.\funct3_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `\id_ex_reg.\funct7_5_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `\id_ex_reg.\RegWrite_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `\id_ex_reg.\MemRead_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `\id_ex_reg.\MemWrite_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `\id_ex_reg.\MemToReg_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `\id_ex_reg.\ALUSrc_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `\id_ex_reg.\Branch_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `\id_ex_reg.\ALUOp_out' using process `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `\if_id_reg.\pc_out' using process `\if_id_reg.$proc$../src/stages/if_id_reg.v:26$1030'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `\if_id_reg.\instr_out' using process `\if_id_reg.$proc$../src/stages/if_id_reg.v:26$1030'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `\memory.\i' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$249_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$250_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$251_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$252_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$253_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$254_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$255_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$256_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$257_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$258_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$259_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$260_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$261_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$262_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$263_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2263' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$264_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2264' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$265_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2265' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$266_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2266' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$267_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2267' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$268_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2268' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$269_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2269' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$270_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2270' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$271_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2271' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$272_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2272' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$273_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2273' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$274_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2274' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$275_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2275' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$276_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2276' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$277_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2277' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$278_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2278' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$279_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$280_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$281_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2281' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$282_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2282' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$283_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2283' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$284_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2284' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$285_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2285' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$286_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2286' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$287_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2287' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$288_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2288' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$289_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2289' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$290_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2290' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$291_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2291' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$292_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2292' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$293_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2293' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$294_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2294' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$295_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2295' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$296_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2296' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$297_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2297' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$298_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2298' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$299_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2299' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$300_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2300' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$301_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2301' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$302_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2302' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$303_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2303' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$304_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2304' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$305_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2305' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$306_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2306' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$307_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2307' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$308_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2308' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$309_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2309' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$310_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2310' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$311_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2311' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$312_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2312' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$313_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2313' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$314_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2314' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$315_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2315' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$316_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2316' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$317_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2317' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$318_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2318' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$319_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2319' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$320_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2320' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$321_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2321' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$322_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2322' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$323_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2323' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$324_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2324' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$325_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2325' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$326_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2326' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$327_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2327' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$328_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2328' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$329_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2329' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$330_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2330' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$331_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2331' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$332_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2332' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$333_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2333' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$334_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2334' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$335_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2335' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$336_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2336' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$337_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2337' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$338_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2338' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$339_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2339' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$340_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2340' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$341_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2341' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$342_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2342' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$343_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2343' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$344_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2344' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$345_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2345' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$346_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2346' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$347_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2347' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$348_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2348' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$349_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2349' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$350_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2350' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$351_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2351' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$352_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2352' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$353_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2353' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$354_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2354' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$355_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2355' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$356_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2356' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$357_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2357' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$358_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2358' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$359_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2359' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$360_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2360' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$361_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2361' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$362_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2362' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$363_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2363' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$364_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2364' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$365_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2365' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$366_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2366' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$367_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2367' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$368_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2368' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$369_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2369' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$370_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2370' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$371_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2371' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$372_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2372' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$373_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2373' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$374_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2374' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$375_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2375' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$376_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2376' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$377_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2377' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$378_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2378' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$379_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2379' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$380_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2380' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$381_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2381' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$382_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2382' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$383_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2383' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$384_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2384' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$385_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2385' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$386_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2386' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$387_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2387' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$388_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2388' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$389_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2389' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$390_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2390' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$391_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2391' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$392_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2392' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$393_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2393' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$394_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2394' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$395_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2395' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$396_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2396' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$397_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2397' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$398_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2398' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$399_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2399' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$400_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2400' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$401_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2401' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$402_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2402' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$403_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2403' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$404_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2404' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$405_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2405' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$406_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2406' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$407_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2407' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$408_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2408' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$409_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2409' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$410_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2410' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$411_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2411' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$412_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2412' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$413_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2413' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$414_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2414' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$415_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2415' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$416_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2416' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$417_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2417' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$418_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2418' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$419_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2419' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$420_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2420' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$421_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2421' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$422_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2422' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$423_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2423' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$424_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2424' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$425_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$426_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$427_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$428_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$429_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$430_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$431_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$432_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$433_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$434_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$435_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$436_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$437_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$438_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$439_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$440_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$441_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$442_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$443_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$444_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$445_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$446_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$447_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$448_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$449_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2449' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$450_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2450' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$451_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$452_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$453_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$454_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$455_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2455' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$456_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2456' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$457_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$458_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$459_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$460_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$461_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$462_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$463_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$464_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$465_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$466_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$467_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$468_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$469_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$470_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$471_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$472_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$473_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$474_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$475_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$476_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$477_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$478_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$479_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$480_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$481_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$482_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$483_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$484_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$485_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$486_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$487_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$488_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$489_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$490_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$491_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$492_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$493_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$494_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$495_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$496_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$497_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$498_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$499_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$500_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$501_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$502_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$503_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:32$504_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:36$505_ADDR' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:36$505_DATA' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\memory.$memwr$\data_mem$../src/stages/memory.v:36$505_EN' using process `\memory.$proc$../src/stages/memory.v:29$506'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\reg_file.\i' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$60_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$61_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$62_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$63_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2512' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$64_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2513' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$65_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2514' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$66_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2515' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$67_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2516' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$68_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$69_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$70_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$71_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$72_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$73_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$74_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$75_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$76_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$77_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$78_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$79_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$80_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$81_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$82_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$83_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$84_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$85_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$86_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$87_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$88_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$89_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$90_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:58$91_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:62$92_ADDR' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2541' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2542' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\Registers$../src/modules/reg_file.v:62$92_EN' using process `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
  created $dff cell `$procdff$2543' with positive edge clock.
Creating register for signal `\pc.\pc_out' using process `\pc.$proc$../src/modules/pc.v:7$26'.
  created $dff cell `$procdff$2544' with positive edge clock.

23.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

23.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\forwarding_unit.$proc$../src/stages/forwarding_unit.v:24$1041'.
Removing empty process `forwarding_unit.$proc$../src/stages/forwarding_unit.v:24$1041'.
Found and cleaned up 1 empty switch in `\mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
Removing empty process `mem_wb_reg.$proc$../src/stages/mem_wb_reg.v:26$1034'.
Found and cleaned up 1 empty switch in `\ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
Removing empty process `ex_mem_reg.$proc$../src/stages/ex_mem_reg.v:30$1033'.
Found and cleaned up 2 empty switches in `\id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
Removing empty process `id_ex_reg.$proc$../src/stages/id_ex_reg.v:53$1032'.
Found and cleaned up 3 empty switches in `\if_id_reg.$proc$../src/stages/if_id_reg.v:26$1030'.
Removing empty process `if_id_reg.$proc$../src/stages/if_id_reg.v:26$1030'.
Found and cleaned up 1 empty switch in `\memory.$proc$../src/stages/memory.v:46$1028'.
Removing empty process `memory.$proc$../src/stages/memory.v:46$1028'.
Found and cleaned up 2 empty switches in `\memory.$proc$../src/stages/memory.v:29$506'.
Removing empty process `memory.$proc$../src/stages/memory.v:29$506'.
Found and cleaned up 2 empty switches in `\execute.$proc$../src/stages/execute.v:59$247'.
Removing empty process `execute.$proc$../src/stages/execute.v:59$247'.
Found and cleaned up 2 empty switches in `\branch_unit.$proc$../src/modules/branch_unit.v:13$240'.
Removing empty process `branch_unit.$proc$../src/modules/branch_unit.v:13$240'.
Removing empty process `reg_file.$proc$../src/modules/reg_file.v:0$207'.
Found and cleaned up 2 empty switches in `\reg_file.$proc$../src/modules/reg_file.v:55$93'.
Removing empty process `reg_file.$proc$../src/modules/reg_file.v:55$93'.
Found and cleaned up 1 empty switch in `\pc.$proc$../src/modules/pc.v:7$26'.
Removing empty process `pc.$proc$../src/modules/pc.v:7$26'.
Found and cleaned up 1 empty switch in `\imm.$proc$../src/modules/imm.v:7$20'.
Removing empty process `imm.$proc$../src/modules/imm.v:7$20'.
Found and cleaned up 1 empty switch in `\control.$proc$../src/modules/control.v:12$19'.
Removing empty process `control.$proc$../src/modules/control.v:12$19'.
Found and cleaned up 1 empty switch in `\alu.$proc$../src/modules/alu.v:7$4'.
Removing empty process `alu.$proc$../src/modules/alu.v:7$4'.
Found and cleaned up 2 empty switches in `\alu_control.$proc$../src/modules/alu_control.v:8$3'.
Removing empty process `alu_control.$proc$../src/modules/alu_control.v:8$3'.
Removing empty process `$paramod\mux\width=s32'00000000000000000000000000100000.$proc$../src/modules/mux.v:6$1070'.
Cleaned up 26 empty switches.

23.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module forwarding_unit.
<suppressed ~6 debug messages>
Optimizing module hazard_unit.
<suppressed ~1 debug messages>
Optimizing module mem_wb_reg.
Optimizing module ex_mem_reg.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
<suppressed ~2 debug messages>
Optimizing module memory.
Optimizing module execute.
Optimizing module decode.
Optimizing module fetch.
Optimizing module branch_unit.
<suppressed ~1 debug messages>
Optimizing module reg_file.
<suppressed ~3 debug messages>
Optimizing module pc.
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module inst_mem.
Optimizing module imm.
Optimizing module control.
Optimizing module alu.
<suppressed ~2 debug messages>
Optimizing module alu_control.
<suppressed ~1 debug messages>
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module core_pip.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module mem_wb_reg.
Optimizing module ex_mem_reg.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module memory.
Optimizing module execute.
Optimizing module decode.
Optimizing module fetch.
Optimizing module branch_unit.
Optimizing module reg_file.
Optimizing module pc.
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module inst_mem.
Optimizing module imm.
Optimizing module control.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module core_pip.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\forwarding_unit'.
<suppressed ~36 debug messages>
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\pc'.
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\control'.
Finding identical cells in module `\alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\alu_control'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\core_pip'.
Removed a total of 14 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1247.
    dead port 1/2 on $mux $procmux$1241.
    dead port 1/2 on $mux $procmux$1235.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2046.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2067.
    dead port 1/2 on $mux $procmux$2061.
    dead port 1/2 on $mux $procmux$2055.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2211.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 8 multiplexer ports.
<suppressed ~340 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \memory.
    Consolidated identical input bits for $mux cell $procmux$2018:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2018_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2018_Y [0]
      New connections: $procmux$2018_Y [31:1] = { $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] $procmux$2018_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2015:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2015_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2015_Y [0]
      New connections: $procmux$2015_Y [31:1] = { $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] $procmux$2015_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2012:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2012_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2012_Y [0]
      New connections: $procmux$2012_Y [31:1] = { $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] $procmux$2012_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2009:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2009_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2009_Y [0]
      New connections: $procmux$2009_Y [31:1] = { $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] $procmux$2009_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2006:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2006_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2006_Y [0]
      New connections: $procmux$2006_Y [31:1] = { $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] $procmux$2006_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2003:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2003_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2003_Y [0]
      New connections: $procmux$2003_Y [31:1] = { $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] $procmux$2003_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2000:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2000_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2000_Y [0]
      New connections: $procmux$2000_Y [31:1] = { $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] $procmux$2000_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1997:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1997_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1997_Y [0]
      New connections: $procmux$1997_Y [31:1] = { $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] $procmux$1997_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1994:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1994_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1994_Y [0]
      New connections: $procmux$1994_Y [31:1] = { $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] $procmux$1994_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1991:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1991_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1991_Y [0]
      New connections: $procmux$1991_Y [31:1] = { $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] $procmux$1991_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1988:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1988_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1988_Y [0]
      New connections: $procmux$1988_Y [31:1] = { $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] $procmux$1988_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1985:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1985_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1985_Y [0]
      New connections: $procmux$1985_Y [31:1] = { $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] $procmux$1985_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1982:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1982_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1982_Y [0]
      New connections: $procmux$1982_Y [31:1] = { $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] $procmux$1982_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1979:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1979_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1979_Y [0]
      New connections: $procmux$1979_Y [31:1] = { $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] $procmux$1979_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1976:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1976_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1976_Y [0]
      New connections: $procmux$1976_Y [31:1] = { $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] $procmux$1976_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1973:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1973_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1973_Y [0]
      New connections: $procmux$1973_Y [31:1] = { $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] $procmux$1973_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1970:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1970_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1970_Y [0]
      New connections: $procmux$1970_Y [31:1] = { $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] $procmux$1970_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1967:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1967_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1967_Y [0]
      New connections: $procmux$1967_Y [31:1] = { $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] $procmux$1967_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1964:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1964_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1964_Y [0]
      New connections: $procmux$1964_Y [31:1] = { $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] $procmux$1964_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1961:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1961_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1961_Y [0]
      New connections: $procmux$1961_Y [31:1] = { $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] $procmux$1961_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1958:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1958_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1958_Y [0]
      New connections: $procmux$1958_Y [31:1] = { $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] $procmux$1958_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1955:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1955_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1955_Y [0]
      New connections: $procmux$1955_Y [31:1] = { $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] $procmux$1955_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1952:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1952_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1952_Y [0]
      New connections: $procmux$1952_Y [31:1] = { $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] $procmux$1952_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1949:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1949_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1949_Y [0]
      New connections: $procmux$1949_Y [31:1] = { $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] $procmux$1949_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1946:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1946_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1946_Y [0]
      New connections: $procmux$1946_Y [31:1] = { $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] $procmux$1946_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1943:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1943_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1943_Y [0]
      New connections: $procmux$1943_Y [31:1] = { $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] $procmux$1943_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1940:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1940_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1940_Y [0]
      New connections: $procmux$1940_Y [31:1] = { $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] $procmux$1940_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1937:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1937_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1937_Y [0]
      New connections: $procmux$1937_Y [31:1] = { $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] $procmux$1937_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1934:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1934_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1934_Y [0]
      New connections: $procmux$1934_Y [31:1] = { $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] $procmux$1934_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1931:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1931_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1931_Y [0]
      New connections: $procmux$1931_Y [31:1] = { $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] $procmux$1931_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1928:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1928_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1928_Y [0]
      New connections: $procmux$1928_Y [31:1] = { $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] $procmux$1928_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1925:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1925_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1925_Y [0]
      New connections: $procmux$1925_Y [31:1] = { $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] $procmux$1925_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1922:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1922_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1922_Y [0]
      New connections: $procmux$1922_Y [31:1] = { $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] $procmux$1922_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1919:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1919_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1919_Y [0]
      New connections: $procmux$1919_Y [31:1] = { $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] $procmux$1919_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1916:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1916_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1916_Y [0]
      New connections: $procmux$1916_Y [31:1] = { $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] $procmux$1916_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1913:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1913_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1913_Y [0]
      New connections: $procmux$1913_Y [31:1] = { $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] $procmux$1913_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1910:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1910_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1910_Y [0]
      New connections: $procmux$1910_Y [31:1] = { $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] $procmux$1910_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1907:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1907_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1907_Y [0]
      New connections: $procmux$1907_Y [31:1] = { $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] $procmux$1907_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1904:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1904_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1904_Y [0]
      New connections: $procmux$1904_Y [31:1] = { $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] $procmux$1904_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1901:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1901_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1901_Y [0]
      New connections: $procmux$1901_Y [31:1] = { $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] $procmux$1901_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1898:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1898_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1898_Y [0]
      New connections: $procmux$1898_Y [31:1] = { $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] $procmux$1898_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1895:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1895_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1895_Y [0]
      New connections: $procmux$1895_Y [31:1] = { $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] $procmux$1895_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1892:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1892_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1892_Y [0]
      New connections: $procmux$1892_Y [31:1] = { $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] $procmux$1892_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1889:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1889_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1889_Y [0]
      New connections: $procmux$1889_Y [31:1] = { $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] $procmux$1889_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1886:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1886_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1886_Y [0]
      New connections: $procmux$1886_Y [31:1] = { $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] $procmux$1886_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1883:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1883_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1883_Y [0]
      New connections: $procmux$1883_Y [31:1] = { $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] $procmux$1883_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1880:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1880_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1880_Y [0]
      New connections: $procmux$1880_Y [31:1] = { $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] $procmux$1880_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1877:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1877_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1877_Y [0]
      New connections: $procmux$1877_Y [31:1] = { $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] $procmux$1877_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1874:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1874_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1874_Y [0]
      New connections: $procmux$1874_Y [31:1] = { $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] $procmux$1874_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1871:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1871_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1871_Y [0]
      New connections: $procmux$1871_Y [31:1] = { $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] $procmux$1871_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1868:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1868_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1868_Y [0]
      New connections: $procmux$1868_Y [31:1] = { $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] $procmux$1868_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1865:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1865_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1865_Y [0]
      New connections: $procmux$1865_Y [31:1] = { $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] $procmux$1865_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1862:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1862_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1862_Y [0]
      New connections: $procmux$1862_Y [31:1] = { $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] $procmux$1862_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1859:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1859_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1859_Y [0]
      New connections: $procmux$1859_Y [31:1] = { $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] $procmux$1859_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1856:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1856_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1856_Y [0]
      New connections: $procmux$1856_Y [31:1] = { $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] $procmux$1856_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1853:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1853_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1853_Y [0]
      New connections: $procmux$1853_Y [31:1] = { $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] $procmux$1853_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1850:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1850_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1850_Y [0]
      New connections: $procmux$1850_Y [31:1] = { $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] $procmux$1850_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1847:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1847_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1847_Y [0]
      New connections: $procmux$1847_Y [31:1] = { $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] $procmux$1847_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1844:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1844_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1844_Y [0]
      New connections: $procmux$1844_Y [31:1] = { $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] $procmux$1844_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1841:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1841_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1841_Y [0]
      New connections: $procmux$1841_Y [31:1] = { $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] $procmux$1841_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1838:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1838_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1838_Y [0]
      New connections: $procmux$1838_Y [31:1] = { $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] $procmux$1838_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1835:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1835_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1835_Y [0]
      New connections: $procmux$1835_Y [31:1] = { $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] $procmux$1835_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1832:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1832_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1832_Y [0]
      New connections: $procmux$1832_Y [31:1] = { $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] $procmux$1832_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1829:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1829_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1829_Y [0]
      New connections: $procmux$1829_Y [31:1] = { $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] $procmux$1829_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1826:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1826_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1826_Y [0]
      New connections: $procmux$1826_Y [31:1] = { $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] $procmux$1826_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1823:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1823_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1823_Y [0]
      New connections: $procmux$1823_Y [31:1] = { $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] $procmux$1823_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1820:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1820_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1820_Y [0]
      New connections: $procmux$1820_Y [31:1] = { $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] $procmux$1820_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1817:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1817_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1817_Y [0]
      New connections: $procmux$1817_Y [31:1] = { $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] $procmux$1817_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1814:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1814_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1814_Y [0]
      New connections: $procmux$1814_Y [31:1] = { $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] $procmux$1814_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1811:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1811_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1811_Y [0]
      New connections: $procmux$1811_Y [31:1] = { $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] $procmux$1811_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1808:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1808_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1808_Y [0]
      New connections: $procmux$1808_Y [31:1] = { $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] $procmux$1808_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1805:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1805_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1805_Y [0]
      New connections: $procmux$1805_Y [31:1] = { $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] $procmux$1805_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1802:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1802_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1802_Y [0]
      New connections: $procmux$1802_Y [31:1] = { $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1799:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1799_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1799_Y [0]
      New connections: $procmux$1799_Y [31:1] = { $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] $procmux$1799_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1796:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1796_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1796_Y [0]
      New connections: $procmux$1796_Y [31:1] = { $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] $procmux$1796_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1793:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1793_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1793_Y [0]
      New connections: $procmux$1793_Y [31:1] = { $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] $procmux$1793_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1790:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1790_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1790_Y [0]
      New connections: $procmux$1790_Y [31:1] = { $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] $procmux$1790_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1787:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1787_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1787_Y [0]
      New connections: $procmux$1787_Y [31:1] = { $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] $procmux$1787_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1784:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1784_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1784_Y [0]
      New connections: $procmux$1784_Y [31:1] = { $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] $procmux$1784_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1781:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1781_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1781_Y [0]
      New connections: $procmux$1781_Y [31:1] = { $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] $procmux$1781_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1778:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1778_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1778_Y [0]
      New connections: $procmux$1778_Y [31:1] = { $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] $procmux$1778_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1775:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1775_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1775_Y [0]
      New connections: $procmux$1775_Y [31:1] = { $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] $procmux$1775_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1772:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1772_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1772_Y [0]
      New connections: $procmux$1772_Y [31:1] = { $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] $procmux$1772_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1769:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1769_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1769_Y [0]
      New connections: $procmux$1769_Y [31:1] = { $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] $procmux$1769_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1766:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1766_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1766_Y [0]
      New connections: $procmux$1766_Y [31:1] = { $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] $procmux$1766_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1763:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1763_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1763_Y [0]
      New connections: $procmux$1763_Y [31:1] = { $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] $procmux$1763_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1760:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1760_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1760_Y [0]
      New connections: $procmux$1760_Y [31:1] = { $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] $procmux$1760_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1757:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1757_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1757_Y [0]
      New connections: $procmux$1757_Y [31:1] = { $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] $procmux$1757_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1754:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1754_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1754_Y [0]
      New connections: $procmux$1754_Y [31:1] = { $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] $procmux$1754_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1751:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1751_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1751_Y [0]
      New connections: $procmux$1751_Y [31:1] = { $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] $procmux$1751_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1748:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1748_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1748_Y [0]
      New connections: $procmux$1748_Y [31:1] = { $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] $procmux$1748_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1745:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1745_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1745_Y [0]
      New connections: $procmux$1745_Y [31:1] = { $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] $procmux$1745_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1742:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1742_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1742_Y [0]
      New connections: $procmux$1742_Y [31:1] = { $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] $procmux$1742_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1739:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1739_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1739_Y [0]
      New connections: $procmux$1739_Y [31:1] = { $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1736:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1736_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1736_Y [0]
      New connections: $procmux$1736_Y [31:1] = { $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] $procmux$1736_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1733:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1733_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1733_Y [0]
      New connections: $procmux$1733_Y [31:1] = { $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] $procmux$1733_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1730:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1730_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1730_Y [0]
      New connections: $procmux$1730_Y [31:1] = { $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] $procmux$1730_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1727:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1727_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1727_Y [0]
      New connections: $procmux$1727_Y [31:1] = { $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] $procmux$1727_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1724:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1724_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1724_Y [0]
      New connections: $procmux$1724_Y [31:1] = { $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] $procmux$1724_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1721:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1721_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1721_Y [0]
      New connections: $procmux$1721_Y [31:1] = { $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] $procmux$1721_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1718:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1718_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1718_Y [0]
      New connections: $procmux$1718_Y [31:1] = { $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] $procmux$1718_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1715_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1715_Y [0]
      New connections: $procmux$1715_Y [31:1] = { $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] $procmux$1715_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1712:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1712_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1712_Y [0]
      New connections: $procmux$1712_Y [31:1] = { $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] $procmux$1712_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1709:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1709_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1709_Y [0]
      New connections: $procmux$1709_Y [31:1] = { $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] $procmux$1709_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1706:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1706_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1706_Y [0]
      New connections: $procmux$1706_Y [31:1] = { $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] $procmux$1706_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1703:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1703_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1703_Y [0]
      New connections: $procmux$1703_Y [31:1] = { $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] $procmux$1703_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1700:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1700_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1700_Y [0]
      New connections: $procmux$1700_Y [31:1] = { $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] $procmux$1700_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1697:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1697_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1697_Y [0]
      New connections: $procmux$1697_Y [31:1] = { $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] $procmux$1697_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1694:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1694_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1694_Y [0]
      New connections: $procmux$1694_Y [31:1] = { $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] $procmux$1694_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1691:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1691_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1691_Y [0]
      New connections: $procmux$1691_Y [31:1] = { $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] $procmux$1691_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1688:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1688_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1688_Y [0]
      New connections: $procmux$1688_Y [31:1] = { $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] $procmux$1688_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1685:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1685_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1685_Y [0]
      New connections: $procmux$1685_Y [31:1] = { $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] $procmux$1685_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1682:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1682_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1682_Y [0]
      New connections: $procmux$1682_Y [31:1] = { $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] $procmux$1682_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1679:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1679_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1679_Y [0]
      New connections: $procmux$1679_Y [31:1] = { $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] $procmux$1679_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1676:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1676_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1676_Y [0]
      New connections: $procmux$1676_Y [31:1] = { $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] $procmux$1676_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1673:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1673_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1673_Y [0]
      New connections: $procmux$1673_Y [31:1] = { $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] $procmux$1673_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1670:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1670_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1670_Y [0]
      New connections: $procmux$1670_Y [31:1] = { $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] $procmux$1670_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1667:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1667_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1667_Y [0]
      New connections: $procmux$1667_Y [31:1] = { $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] $procmux$1667_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1664:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1664_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1664_Y [0]
      New connections: $procmux$1664_Y [31:1] = { $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] $procmux$1664_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1661:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1661_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1661_Y [0]
      New connections: $procmux$1661_Y [31:1] = { $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] $procmux$1661_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1658:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1658_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1658_Y [0]
      New connections: $procmux$1658_Y [31:1] = { $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] $procmux$1658_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1655:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1655_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1655_Y [0]
      New connections: $procmux$1655_Y [31:1] = { $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] $procmux$1655_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1652:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1652_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1652_Y [0]
      New connections: $procmux$1652_Y [31:1] = { $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] $procmux$1652_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1649:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1649_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1649_Y [0]
      New connections: $procmux$1649_Y [31:1] = { $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] $procmux$1649_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1646:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1646_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1646_Y [0]
      New connections: $procmux$1646_Y [31:1] = { $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] $procmux$1646_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1643:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1643_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1643_Y [0]
      New connections: $procmux$1643_Y [31:1] = { $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] $procmux$1643_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1640:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1640_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1640_Y [0]
      New connections: $procmux$1640_Y [31:1] = { $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] $procmux$1640_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1637:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1637_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1637_Y [0]
      New connections: $procmux$1637_Y [31:1] = { $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] $procmux$1637_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1634:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1634_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1634_Y [0]
      New connections: $procmux$1634_Y [31:1] = { $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] $procmux$1634_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1631:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1631_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1631_Y [0]
      New connections: $procmux$1631_Y [31:1] = { $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] $procmux$1631_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1628:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1628_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1628_Y [0]
      New connections: $procmux$1628_Y [31:1] = { $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] $procmux$1628_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1625:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1625_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1625_Y [0]
      New connections: $procmux$1625_Y [31:1] = { $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] $procmux$1625_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1622:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1622_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1622_Y [0]
      New connections: $procmux$1622_Y [31:1] = { $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] $procmux$1622_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1619:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1619_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1619_Y [0]
      New connections: $procmux$1619_Y [31:1] = { $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] $procmux$1619_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1616:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1616_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1616_Y [0]
      New connections: $procmux$1616_Y [31:1] = { $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] $procmux$1616_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1613:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1613_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1613_Y [0]
      New connections: $procmux$1613_Y [31:1] = { $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] $procmux$1613_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1610:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1610_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1610_Y [0]
      New connections: $procmux$1610_Y [31:1] = { $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] $procmux$1610_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1607:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1607_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1607_Y [0]
      New connections: $procmux$1607_Y [31:1] = { $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] $procmux$1607_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1604:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1604_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1604_Y [0]
      New connections: $procmux$1604_Y [31:1] = { $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] $procmux$1604_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1601:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1601_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1601_Y [0]
      New connections: $procmux$1601_Y [31:1] = { $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] $procmux$1601_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1598:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1598_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1598_Y [0]
      New connections: $procmux$1598_Y [31:1] = { $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] $procmux$1598_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1595:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1595_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1595_Y [0]
      New connections: $procmux$1595_Y [31:1] = { $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] $procmux$1595_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1592:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1592_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1592_Y [0]
      New connections: $procmux$1592_Y [31:1] = { $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] $procmux$1592_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1589:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1589_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1589_Y [0]
      New connections: $procmux$1589_Y [31:1] = { $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] $procmux$1589_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1586:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1586_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1586_Y [0]
      New connections: $procmux$1586_Y [31:1] = { $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] $procmux$1586_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1583:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1583_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1583_Y [0]
      New connections: $procmux$1583_Y [31:1] = { $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] $procmux$1583_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1580:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1580_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1580_Y [0]
      New connections: $procmux$1580_Y [31:1] = { $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] $procmux$1580_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1577:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1577_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1577_Y [0]
      New connections: $procmux$1577_Y [31:1] = { $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] $procmux$1577_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1574:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1574_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1574_Y [0]
      New connections: $procmux$1574_Y [31:1] = { $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] $procmux$1574_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1571:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1571_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1571_Y [0]
      New connections: $procmux$1571_Y [31:1] = { $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] $procmux$1571_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1568:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1568_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1568_Y [0]
      New connections: $procmux$1568_Y [31:1] = { $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] $procmux$1568_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1565:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1565_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1565_Y [0]
      New connections: $procmux$1565_Y [31:1] = { $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] $procmux$1565_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1562:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1562_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1562_Y [0]
      New connections: $procmux$1562_Y [31:1] = { $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] $procmux$1562_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1559:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1559_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1559_Y [0]
      New connections: $procmux$1559_Y [31:1] = { $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] $procmux$1559_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1556:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1556_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1556_Y [0]
      New connections: $procmux$1556_Y [31:1] = { $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] $procmux$1556_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1553:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1553_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1553_Y [0]
      New connections: $procmux$1553_Y [31:1] = { $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] $procmux$1553_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1550:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1550_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1550_Y [0]
      New connections: $procmux$1550_Y [31:1] = { $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] $procmux$1550_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1547:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1547_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1547_Y [0]
      New connections: $procmux$1547_Y [31:1] = { $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] $procmux$1547_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1544:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1544_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1544_Y [0]
      New connections: $procmux$1544_Y [31:1] = { $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] $procmux$1544_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1541:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1541_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1541_Y [0]
      New connections: $procmux$1541_Y [31:1] = { $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] $procmux$1541_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1538:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1538_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1538_Y [0]
      New connections: $procmux$1538_Y [31:1] = { $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] $procmux$1538_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1535:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1535_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1535_Y [0]
      New connections: $procmux$1535_Y [31:1] = { $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] $procmux$1535_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1532:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1532_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1532_Y [0]
      New connections: $procmux$1532_Y [31:1] = { $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] $procmux$1532_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1529:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1529_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1529_Y [0]
      New connections: $procmux$1529_Y [31:1] = { $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] $procmux$1529_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1526:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1526_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1526_Y [0]
      New connections: $procmux$1526_Y [31:1] = { $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] $procmux$1526_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1523:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1523_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1523_Y [0]
      New connections: $procmux$1523_Y [31:1] = { $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] $procmux$1523_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1520:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1520_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1520_Y [0]
      New connections: $procmux$1520_Y [31:1] = { $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] $procmux$1520_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1517:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1517_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1517_Y [0]
      New connections: $procmux$1517_Y [31:1] = { $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] $procmux$1517_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1514:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1514_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1514_Y [0]
      New connections: $procmux$1514_Y [31:1] = { $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] $procmux$1514_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1511:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1511_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1511_Y [0]
      New connections: $procmux$1511_Y [31:1] = { $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] $procmux$1511_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1508:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1508_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1508_Y [0]
      New connections: $procmux$1508_Y [31:1] = { $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] $procmux$1508_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1505:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1505_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1505_Y [0]
      New connections: $procmux$1505_Y [31:1] = { $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] $procmux$1505_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1502:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1502_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1502_Y [0]
      New connections: $procmux$1502_Y [31:1] = { $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] $procmux$1502_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1499:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1499_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1499_Y [0]
      New connections: $procmux$1499_Y [31:1] = { $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] $procmux$1499_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1496:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1496_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1496_Y [0]
      New connections: $procmux$1496_Y [31:1] = { $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] $procmux$1496_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1493:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1493_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1493_Y [0]
      New connections: $procmux$1493_Y [31:1] = { $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] $procmux$1493_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1490:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1490_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1490_Y [0]
      New connections: $procmux$1490_Y [31:1] = { $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] $procmux$1490_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1487:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1487_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1487_Y [0]
      New connections: $procmux$1487_Y [31:1] = { $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] $procmux$1487_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1484:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1484_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1484_Y [0]
      New connections: $procmux$1484_Y [31:1] = { $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] $procmux$1484_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1481:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1481_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1481_Y [0]
      New connections: $procmux$1481_Y [31:1] = { $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] $procmux$1481_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1478:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1478_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1478_Y [0]
      New connections: $procmux$1478_Y [31:1] = { $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] $procmux$1478_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1475:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1475_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1475_Y [0]
      New connections: $procmux$1475_Y [31:1] = { $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] $procmux$1475_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1472:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1472_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1472_Y [0]
      New connections: $procmux$1472_Y [31:1] = { $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] $procmux$1472_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1469:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1469_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1469_Y [0]
      New connections: $procmux$1469_Y [31:1] = { $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] $procmux$1469_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1466:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1466_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1466_Y [0]
      New connections: $procmux$1466_Y [31:1] = { $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] $procmux$1466_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1463:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1463_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1463_Y [0]
      New connections: $procmux$1463_Y [31:1] = { $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] $procmux$1463_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1460:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1460_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1460_Y [0]
      New connections: $procmux$1460_Y [31:1] = { $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] $procmux$1460_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1457:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1457_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1457_Y [0]
      New connections: $procmux$1457_Y [31:1] = { $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] $procmux$1457_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1454:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1454_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1454_Y [0]
      New connections: $procmux$1454_Y [31:1] = { $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] $procmux$1454_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1451:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1451_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1451_Y [0]
      New connections: $procmux$1451_Y [31:1] = { $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] $procmux$1451_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1448:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1448_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1448_Y [0]
      New connections: $procmux$1448_Y [31:1] = { $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] $procmux$1448_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1445:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1445_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1445_Y [0]
      New connections: $procmux$1445_Y [31:1] = { $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] $procmux$1445_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1442:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1442_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1442_Y [0]
      New connections: $procmux$1442_Y [31:1] = { $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] $procmux$1442_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1439:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1439_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1439_Y [0]
      New connections: $procmux$1439_Y [31:1] = { $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] $procmux$1439_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1436:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1436_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1436_Y [0]
      New connections: $procmux$1436_Y [31:1] = { $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] $procmux$1436_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1433:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1433_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1433_Y [0]
      New connections: $procmux$1433_Y [31:1] = { $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] $procmux$1433_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1430:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1430_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1430_Y [0]
      New connections: $procmux$1430_Y [31:1] = { $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] $procmux$1430_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1427:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1427_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1427_Y [0]
      New connections: $procmux$1427_Y [31:1] = { $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] $procmux$1427_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1424:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1424_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1424_Y [0]
      New connections: $procmux$1424_Y [31:1] = { $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] $procmux$1424_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1421:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1421_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1421_Y [0]
      New connections: $procmux$1421_Y [31:1] = { $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] $procmux$1421_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1418:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1418_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1418_Y [0]
      New connections: $procmux$1418_Y [31:1] = { $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] $procmux$1418_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1415:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1415_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1415_Y [0]
      New connections: $procmux$1415_Y [31:1] = { $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] $procmux$1415_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1412:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1412_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1412_Y [0]
      New connections: $procmux$1412_Y [31:1] = { $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] $procmux$1412_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1409:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1409_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1409_Y [0]
      New connections: $procmux$1409_Y [31:1] = { $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] $procmux$1409_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1406:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1406_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1406_Y [0]
      New connections: $procmux$1406_Y [31:1] = { $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] $procmux$1406_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1403:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1403_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1403_Y [0]
      New connections: $procmux$1403_Y [31:1] = { $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] $procmux$1403_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1400:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1400_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1400_Y [0]
      New connections: $procmux$1400_Y [31:1] = { $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] $procmux$1400_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1397:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1397_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1397_Y [0]
      New connections: $procmux$1397_Y [31:1] = { $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] $procmux$1397_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1394:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1394_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1394_Y [0]
      New connections: $procmux$1394_Y [31:1] = { $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] $procmux$1394_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1391:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1391_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1391_Y [0]
      New connections: $procmux$1391_Y [31:1] = { $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] $procmux$1391_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1388:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1388_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1388_Y [0]
      New connections: $procmux$1388_Y [31:1] = { $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] $procmux$1388_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1385:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1385_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1385_Y [0]
      New connections: $procmux$1385_Y [31:1] = { $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] $procmux$1385_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1382:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1382_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1382_Y [0]
      New connections: $procmux$1382_Y [31:1] = { $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] $procmux$1382_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1379:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1379_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1379_Y [0]
      New connections: $procmux$1379_Y [31:1] = { $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] $procmux$1379_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1376:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1376_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1376_Y [0]
      New connections: $procmux$1376_Y [31:1] = { $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] $procmux$1376_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1373:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1373_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1373_Y [0]
      New connections: $procmux$1373_Y [31:1] = { $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] $procmux$1373_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1370:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1370_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1370_Y [0]
      New connections: $procmux$1370_Y [31:1] = { $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] $procmux$1370_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1367:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1367_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1367_Y [0]
      New connections: $procmux$1367_Y [31:1] = { $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] $procmux$1367_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1364:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1364_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1364_Y [0]
      New connections: $procmux$1364_Y [31:1] = { $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] $procmux$1364_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1361:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1361_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1361_Y [0]
      New connections: $procmux$1361_Y [31:1] = { $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] $procmux$1361_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1358:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1358_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1358_Y [0]
      New connections: $procmux$1358_Y [31:1] = { $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] $procmux$1358_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1355:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1355_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1355_Y [0]
      New connections: $procmux$1355_Y [31:1] = { $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] $procmux$1355_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1352:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1352_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1352_Y [0]
      New connections: $procmux$1352_Y [31:1] = { $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] $procmux$1352_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1349:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1349_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1349_Y [0]
      New connections: $procmux$1349_Y [31:1] = { $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] $procmux$1349_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1346:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1346_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1346_Y [0]
      New connections: $procmux$1346_Y [31:1] = { $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] $procmux$1346_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1343:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1343_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1343_Y [0]
      New connections: $procmux$1343_Y [31:1] = { $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] $procmux$1343_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1340:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1340_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1340_Y [0]
      New connections: $procmux$1340_Y [31:1] = { $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] $procmux$1340_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1337:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1337_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1337_Y [0]
      New connections: $procmux$1337_Y [31:1] = { $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] $procmux$1337_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1334:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1334_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1334_Y [0]
      New connections: $procmux$1334_Y [31:1] = { $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] $procmux$1334_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1331:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1331_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1331_Y [0]
      New connections: $procmux$1331_Y [31:1] = { $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] $procmux$1331_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1328:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1328_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1328_Y [0]
      New connections: $procmux$1328_Y [31:1] = { $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] $procmux$1328_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1325:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1325_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1325_Y [0]
      New connections: $procmux$1325_Y [31:1] = { $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] $procmux$1325_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1322:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1322_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1322_Y [0]
      New connections: $procmux$1322_Y [31:1] = { $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] $procmux$1322_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1319:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1319_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1319_Y [0]
      New connections: $procmux$1319_Y [31:1] = { $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] $procmux$1319_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1316:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1316_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1316_Y [0]
      New connections: $procmux$1316_Y [31:1] = { $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] $procmux$1316_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1313:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1313_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1313_Y [0]
      New connections: $procmux$1313_Y [31:1] = { $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] $procmux$1313_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1310:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1310_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1310_Y [0]
      New connections: $procmux$1310_Y [31:1] = { $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] $procmux$1310_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1307:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1307_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1307_Y [0]
      New connections: $procmux$1307_Y [31:1] = { $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] $procmux$1307_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1304:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1304_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1304_Y [0]
      New connections: $procmux$1304_Y [31:1] = { $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] $procmux$1304_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1301:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1301_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1301_Y [0]
      New connections: $procmux$1301_Y [31:1] = { $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] $procmux$1301_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1298:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1298_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1298_Y [0]
      New connections: $procmux$1298_Y [31:1] = { $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] $procmux$1298_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1295:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1295_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1295_Y [0]
      New connections: $procmux$1295_Y [31:1] = { $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] $procmux$1295_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1292:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1292_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1292_Y [0]
      New connections: $procmux$1292_Y [31:1] = { $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] $procmux$1292_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1289:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1289_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1289_Y [0]
      New connections: $procmux$1289_Y [31:1] = { $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] $procmux$1289_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1286:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1286_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1286_Y [0]
      New connections: $procmux$1286_Y [31:1] = { $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] $procmux$1286_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1283:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1283_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1283_Y [0]
      New connections: $procmux$1283_Y [31:1] = { $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] $procmux$1283_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1280:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1280_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1280_Y [0]
      New connections: $procmux$1280_Y [31:1] = { $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] $procmux$1280_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1277:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1277_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1277_Y [0]
      New connections: $procmux$1277_Y [31:1] = { $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] $procmux$1277_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1274:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1274_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1274_Y [0]
      New connections: $procmux$1274_Y [31:1] = { $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] $procmux$1274_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1271:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1271_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1271_Y [0]
      New connections: $procmux$1271_Y [31:1] = { $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] $procmux$1271_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1268:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1268_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1268_Y [0]
      New connections: $procmux$1268_Y [31:1] = { $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] $procmux$1268_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1265:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1265_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1265_Y [0]
      New connections: $procmux$1265_Y [31:1] = { $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] $procmux$1265_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1262:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1262_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1262_Y [0]
      New connections: $procmux$1262_Y [31:1] = { $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] $procmux$1262_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1259:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1259_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1259_Y [0]
      New connections: $procmux$1259_Y [31:1] = { $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] $procmux$1259_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1256:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1256_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1256_Y [0]
      New connections: $procmux$1256_Y [31:1] = { $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] $procmux$1256_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1253:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1253_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1253_Y [0]
      New connections: $procmux$1253_Y [31:1] = { $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] $procmux$1253_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1232:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1232_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1232_Y [0]
      New connections: $procmux$1232_Y [31:1] = { $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] $procmux$1232_Y [0] }
  Optimizing cells in module \memory.
    Consolidated identical input bits for $mux cell $procmux$2021:
      Old ports: A=$2$memwr$\data_mem$../src/stages/memory.v:36$505_EN[31:0]$1027, B=0, Y=$procmux$2021_Y
      New ports: A=$procmux$1232_Y [0], B=1'0, Y=$procmux$2021_Y [0]
      New connections: $procmux$2021_Y [31:1] = { $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] $procmux$2021_Y [0] }
  Optimizing cells in module \memory.
  Optimizing cells in module \execute.
  Optimizing cells in module \decode.
  Optimizing cells in module \fetch.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \reg_file.
    Consolidated identical input bits for $mux cell $procmux$2166:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2166_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2166_Y [0]
      New connections: $procmux$2166_Y [31:1] = { $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] $procmux$2166_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2163:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2163_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2163_Y [0]
      New connections: $procmux$2163_Y [31:1] = { $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] $procmux$2163_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2160:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2160_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2160_Y [0]
      New connections: $procmux$2160_Y [31:1] = { $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] $procmux$2160_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2157:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2157_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2157_Y [0]
      New connections: $procmux$2157_Y [31:1] = { $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] $procmux$2157_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2154:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2154_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2154_Y [0]
      New connections: $procmux$2154_Y [31:1] = { $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] $procmux$2154_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2151:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2151_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2151_Y [0]
      New connections: $procmux$2151_Y [31:1] = { $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] $procmux$2151_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2148:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2148_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2148_Y [0]
      New connections: $procmux$2148_Y [31:1] = { $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] $procmux$2148_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2145:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2145_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2145_Y [0]
      New connections: $procmux$2145_Y [31:1] = { $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] $procmux$2145_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2142:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2142_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2142_Y [0]
      New connections: $procmux$2142_Y [31:1] = { $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] $procmux$2142_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2139:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2139_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2139_Y [0]
      New connections: $procmux$2139_Y [31:1] = { $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] $procmux$2139_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2136:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2136_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2136_Y [0]
      New connections: $procmux$2136_Y [31:1] = { $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] $procmux$2136_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2133:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2133_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2133_Y [0]
      New connections: $procmux$2133_Y [31:1] = { $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] $procmux$2133_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2130:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2130_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2130_Y [0]
      New connections: $procmux$2130_Y [31:1] = { $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] $procmux$2130_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2127:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2127_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2127_Y [0]
      New connections: $procmux$2127_Y [31:1] = { $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] $procmux$2127_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2124:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2124_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2124_Y [0]
      New connections: $procmux$2124_Y [31:1] = { $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] $procmux$2124_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2121:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2121_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2121_Y [0]
      New connections: $procmux$2121_Y [31:1] = { $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] $procmux$2121_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2118:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2118_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2118_Y [0]
      New connections: $procmux$2118_Y [31:1] = { $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] $procmux$2118_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2115:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2115_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2115_Y [0]
      New connections: $procmux$2115_Y [31:1] = { $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] $procmux$2115_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2112:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2112_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2112_Y [0]
      New connections: $procmux$2112_Y [31:1] = { $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] $procmux$2112_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2109:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2109_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2109_Y [0]
      New connections: $procmux$2109_Y [31:1] = { $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] $procmux$2109_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2106:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2106_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2106_Y [0]
      New connections: $procmux$2106_Y [31:1] = { $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] $procmux$2106_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2103:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2103_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2103_Y [0]
      New connections: $procmux$2103_Y [31:1] = { $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] $procmux$2103_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2100_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2100_Y [0]
      New connections: $procmux$2100_Y [31:1] = { $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] $procmux$2100_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2097:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2097_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2097_Y [0]
      New connections: $procmux$2097_Y [31:1] = { $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] $procmux$2097_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2094:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2094_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2094_Y [0]
      New connections: $procmux$2094_Y [31:1] = { $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] $procmux$2094_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2091:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2091_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2091_Y [0]
      New connections: $procmux$2091_Y [31:1] = { $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] $procmux$2091_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2088:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2088_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2088_Y [0]
      New connections: $procmux$2088_Y [31:1] = { $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] $procmux$2088_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2085:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2085_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2085_Y [0]
      New connections: $procmux$2085_Y [31:1] = { $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] $procmux$2085_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2082:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2082_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2082_Y [0]
      New connections: $procmux$2082_Y [31:1] = { $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] $procmux$2082_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2079:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2079_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2079_Y [0]
      New connections: $procmux$2079_Y [31:1] = { $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] $procmux$2079_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2076:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2076_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2076_Y [0]
      New connections: $procmux$2076_Y [31:1] = { $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] $procmux$2076_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2073:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2073_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2073_Y [0]
      New connections: $procmux$2073_Y [31:1] = { $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] $procmux$2073_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2052:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2052_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2052_Y [0]
      New connections: $procmux$2052_Y [31:1] = { $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] $procmux$2052_Y [0] }
  Optimizing cells in module \reg_file.
    Consolidated identical input bits for $mux cell $procmux$2169:
      Old ports: A=$2$memwr$\Registers$../src/modules/reg_file.v:62$92_EN[31:0]$168, B=0, Y=$procmux$2169_Y
      New ports: A=$procmux$2052_Y [0], B=1'0, Y=$procmux$2169_Y [0]
      New connections: $procmux$2169_Y [31:1] = { $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] $procmux$2169_Y [0] }
  Optimizing cells in module \reg_file.
  Optimizing cells in module \pc.
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \imm.
  Optimizing cells in module \control.
    New ctrl vector for $pmux cell $procmux$2188: { $procmux$2194_CMP $procmux$2193_CMP $procmux$2192_CMP $procmux$2191_CMP $auto$opt_reduce.cc:134:opt_pmux$2836 $procmux$2189_CMP }
  Optimizing cells in module \control.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$2197: { $procmux$2207_CMP $procmux$2206_CMP $procmux$2205_CMP $procmux$2204_CMP $procmux$2203_CMP $procmux$2202_CMP $procmux$2201_CMP $procmux$2200_CMP $procmux$2199_CMP $procmux$2198_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \core_pip.
Performed a total of 294 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\memory'.
<suppressed ~1530 debug messages>
Finding identical cells in module `\execute'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\reg_file'.
<suppressed ~186 debug messages>
Finding identical cells in module `\pc'.
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\control'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\core_pip'.
Removed a total of 572 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2218 ($dff) from module mem_wb_reg (D = \rd_in, Q = \rd_out, rval = 5'00000).
Adding SRST signal on $procdff$2219 ($dff) from module mem_wb_reg (D = \RegWrite_in, Q = \RegWrite_out, rval = 1'0).
Adding SRST signal on $procdff$2220 ($dff) from module mem_wb_reg (D = \MemToReg_in, Q = \MemToReg_out, rval = 1'0).
Adding SRST signal on $procdff$2221 ($dff) from module mem_wb_reg (D = \alu_result_in, Q = \alu_result_out, rval = 0).
Adding SRST signal on $procdff$2222 ($dff) from module mem_wb_reg (D = \mem_read_data_in, Q = \mem_read_data_out, rval = 0).
Adding SRST signal on $procdff$2223 ($dff) from module ex_mem_reg (D = \rs2_data_in, Q = \rs2_data_out, rval = 0).
Adding SRST signal on $procdff$2224 ($dff) from module ex_mem_reg (D = \rd_in, Q = \rd_out, rval = 5'00000).
Adding SRST signal on $procdff$2225 ($dff) from module ex_mem_reg (D = \RegWrite_in, Q = \RegWrite_out, rval = 1'0).
Adding SRST signal on $procdff$2226 ($dff) from module ex_mem_reg (D = \MemRead_in, Q = \MemRead_out, rval = 1'0).
Adding SRST signal on $procdff$2227 ($dff) from module ex_mem_reg (D = \MemWrite_in, Q = \MemWrite_out, rval = 1'0).
Adding SRST signal on $procdff$2228 ($dff) from module ex_mem_reg (D = \MemToReg_in, Q = \MemToReg_out, rval = 1'0).
Adding SRST signal on $procdff$2229 ($dff) from module ex_mem_reg (D = \alu_result_in, Q = \alu_result_out, rval = 0).
Adding SRST signal on $procdff$2230 ($dff) from module id_ex_reg (D = \pc_in, Q = \pc_out, rval = 0).
Adding SRST signal on $procdff$2231 ($dff) from module id_ex_reg (D = \rs1_data_in, Q = \rs1_data_out, rval = 0).
Adding SRST signal on $procdff$2232 ($dff) from module id_ex_reg (D = \rs2_data_in, Q = \rs2_data_out, rval = 0).
Adding SRST signal on $procdff$2233 ($dff) from module id_ex_reg (D = \imm_in, Q = \imm_out, rval = 0).
Adding SRST signal on $procdff$2234 ($dff) from module id_ex_reg (D = \rs1_in, Q = \rs1_out, rval = 5'00000).
Adding SRST signal on $procdff$2235 ($dff) from module id_ex_reg (D = \rs2_in, Q = \rs2_out, rval = 5'00000).
Adding SRST signal on $procdff$2236 ($dff) from module id_ex_reg (D = \rd_in, Q = \rd_out, rval = 5'00000).
Adding SRST signal on $procdff$2237 ($dff) from module id_ex_reg (D = \funct3_in, Q = \funct3_out, rval = 3'000).
Adding SRST signal on $procdff$2238 ($dff) from module id_ex_reg (D = \funct7_5_in, Q = \funct7_5_out, rval = 1'0).
Adding SRST signal on $procdff$2239 ($dff) from module id_ex_reg (D = \RegWrite_in, Q = \RegWrite_out, rval = 1'0).
Adding SRST signal on $procdff$2240 ($dff) from module id_ex_reg (D = \MemRead_in, Q = \MemRead_out, rval = 1'0).
Adding SRST signal on $procdff$2241 ($dff) from module id_ex_reg (D = \MemWrite_in, Q = \MemWrite_out, rval = 1'0).
Adding SRST signal on $procdff$2242 ($dff) from module id_ex_reg (D = \MemToReg_in, Q = \MemToReg_out, rval = 1'0).
Adding SRST signal on $procdff$2243 ($dff) from module id_ex_reg (D = \ALUSrc_in, Q = \ALUSrc_out, rval = 1'0).
Adding SRST signal on $procdff$2244 ($dff) from module id_ex_reg (D = \Branch_in, Q = \Branch_out, rval = 1'0).
Adding SRST signal on $procdff$2245 ($dff) from module id_ex_reg (D = \ALUOp_in, Q = \ALUOp_out, rval = 2'00).
Adding SRST signal on $procdff$2246 ($dff) from module if_id_reg (D = $procmux$1220_Y, Q = \pc_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2879 ($sdff) from module if_id_reg (D = \pc_in, Q = \pc_out).
Adding SRST signal on $procdff$2247 ($dff) from module if_id_reg (D = $procmux$1212_Y, Q = \instr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2883 ($sdff) from module if_id_reg (D = \instr_in, Q = \instr_out).
Adding EN signal on $procdff$2248 ($dff) from module memory (D = 256, Q = \i).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$2887 ($dffe) from module memory.
Adding EN signal on $procdff$2508 ($dff) from module reg_file (D = 32, Q = \i).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$2888 ($dffe) from module reg_file.
Adding SRST signal on $procdff$2544 ($dff) from module pc (D = \pc_in, Q = \pc_out, rval = 0).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \core_pip..
Removed 54 unused cells and 1754 unused wires.
<suppressed ~73 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
<suppressed ~18 debug messages>
Finding identical cells in module `\if_id_reg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 7 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 0 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

26.9. Finished OPT passes. (There is nothing left to do.)

27. Executing MEMORY pass.

27.1. Executing OPT_MEM pass (optimize memories).
inst_mem.I_Mem: removing const-1 lane 0
inst_mem.I_Mem: removing const-1 lane 1
inst_mem.I_Mem: removing const-0 lane 2
inst_mem.I_Mem: removing const-0 lane 3
inst_mem.I_Mem: removing const-0 lane 6
inst_mem.I_Mem: removing const-0 lane 10
inst_mem.I_Mem: removing const-0 lane 11
inst_mem.I_Mem: removing const-0 lane 12
inst_mem.I_Mem: removing const-0 lane 14
inst_mem.I_Mem: removing const-0 lane 17
inst_mem.I_Mem: removing const-0 lane 18
inst_mem.I_Mem: removing const-0 lane 19
inst_mem.I_Mem: removing const-0 lane 23
inst_mem.I_Mem: removing const-0 lane 24
inst_mem.I_Mem: removing const-0 lane 25
inst_mem.I_Mem: removing const-0 lane 26
inst_mem.I_Mem: removing const-0 lane 27
inst_mem.I_Mem: removing const-0 lane 28
inst_mem.I_Mem: removing const-0 lane 29
inst_mem.I_Mem: removing const-0 lane 30
inst_mem.I_Mem: removing const-0 lane 31
Performed a total of 1 transformations.

27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 33136 transformations.

27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing memory.data_mem write port 0.
  Analyzing memory.data_mem write port 1.
  Analyzing memory.data_mem write port 2.
  Analyzing memory.data_mem write port 3.
  Analyzing memory.data_mem write port 4.
  Analyzing memory.data_mem write port 5.
  Analyzing memory.data_mem write port 6.
  Analyzing memory.data_mem write port 7.
  Analyzing memory.data_mem write port 8.
  Analyzing memory.data_mem write port 9.
  Analyzing memory.data_mem write port 10.
  Analyzing memory.data_mem write port 11.
  Analyzing memory.data_mem write port 12.
  Analyzing memory.data_mem write port 13.
  Analyzing memory.data_mem write port 14.
  Analyzing memory.data_mem write port 15.
  Analyzing memory.data_mem write port 16.
  Analyzing memory.data_mem write port 17.
  Analyzing memory.data_mem write port 18.
  Analyzing memory.data_mem write port 19.
  Analyzing memory.data_mem write port 20.
  Analyzing memory.data_mem write port 21.
  Analyzing memory.data_mem write port 22.
  Analyzing memory.data_mem write port 23.
  Analyzing memory.data_mem write port 24.
  Analyzing memory.data_mem write port 25.
  Analyzing memory.data_mem write port 26.
  Analyzing memory.data_mem write port 27.
  Analyzing memory.data_mem write port 28.
  Analyzing memory.data_mem write port 29.
  Analyzing memory.data_mem write port 30.
  Analyzing memory.data_mem write port 31.
  Analyzing memory.data_mem write port 32.
  Analyzing memory.data_mem write port 33.
  Analyzing memory.data_mem write port 34.
  Analyzing memory.data_mem write port 35.
  Analyzing memory.data_mem write port 36.
  Analyzing memory.data_mem write port 37.
  Analyzing memory.data_mem write port 38.
  Analyzing memory.data_mem write port 39.
  Analyzing memory.data_mem write port 40.
  Analyzing memory.data_mem write port 41.
  Analyzing memory.data_mem write port 42.
  Analyzing memory.data_mem write port 43.
  Analyzing memory.data_mem write port 44.
  Analyzing memory.data_mem write port 45.
  Analyzing memory.data_mem write port 46.
  Analyzing memory.data_mem write port 47.
  Analyzing memory.data_mem write port 48.
  Analyzing memory.data_mem write port 49.
  Analyzing memory.data_mem write port 50.
  Analyzing memory.data_mem write port 51.
  Analyzing memory.data_mem write port 52.
  Analyzing memory.data_mem write port 53.
  Analyzing memory.data_mem write port 54.
  Analyzing memory.data_mem write port 55.
  Analyzing memory.data_mem write port 56.
  Analyzing memory.data_mem write port 57.
  Analyzing memory.data_mem write port 58.
  Analyzing memory.data_mem write port 59.
  Analyzing memory.data_mem write port 60.
  Analyzing memory.data_mem write port 61.
  Analyzing memory.data_mem write port 62.
  Analyzing memory.data_mem write port 63.
  Analyzing memory.data_mem write port 64.
  Analyzing memory.data_mem write port 65.
  Analyzing memory.data_mem write port 66.
  Analyzing memory.data_mem write port 67.
  Analyzing memory.data_mem write port 68.
  Analyzing memory.data_mem write port 69.
  Analyzing memory.data_mem write port 70.
  Analyzing memory.data_mem write port 71.
  Analyzing memory.data_mem write port 72.
  Analyzing memory.data_mem write port 73.
  Analyzing memory.data_mem write port 74.
  Analyzing memory.data_mem write port 75.
  Analyzing memory.data_mem write port 76.
  Analyzing memory.data_mem write port 77.
  Analyzing memory.data_mem write port 78.
  Analyzing memory.data_mem write port 79.
  Analyzing memory.data_mem write port 80.
  Analyzing memory.data_mem write port 81.
  Analyzing memory.data_mem write port 82.
  Analyzing memory.data_mem write port 83.
  Analyzing memory.data_mem write port 84.
  Analyzing memory.data_mem write port 85.
  Analyzing memory.data_mem write port 86.
  Analyzing memory.data_mem write port 87.
  Analyzing memory.data_mem write port 88.
  Analyzing memory.data_mem write port 89.
  Analyzing memory.data_mem write port 90.
  Analyzing memory.data_mem write port 91.
  Analyzing memory.data_mem write port 92.
  Analyzing memory.data_mem write port 93.
  Analyzing memory.data_mem write port 94.
  Analyzing memory.data_mem write port 95.
  Analyzing memory.data_mem write port 96.
  Analyzing memory.data_mem write port 97.
  Analyzing memory.data_mem write port 98.
  Analyzing memory.data_mem write port 99.
  Analyzing memory.data_mem write port 100.
  Analyzing memory.data_mem write port 101.
  Analyzing memory.data_mem write port 102.
  Analyzing memory.data_mem write port 103.
  Analyzing memory.data_mem write port 104.
  Analyzing memory.data_mem write port 105.
  Analyzing memory.data_mem write port 106.
  Analyzing memory.data_mem write port 107.
  Analyzing memory.data_mem write port 108.
  Analyzing memory.data_mem write port 109.
  Analyzing memory.data_mem write port 110.
  Analyzing memory.data_mem write port 111.
  Analyzing memory.data_mem write port 112.
  Analyzing memory.data_mem write port 113.
  Analyzing memory.data_mem write port 114.
  Analyzing memory.data_mem write port 115.
  Analyzing memory.data_mem write port 116.
  Analyzing memory.data_mem write port 117.
  Analyzing memory.data_mem write port 118.
  Analyzing memory.data_mem write port 119.
  Analyzing memory.data_mem write port 120.
  Analyzing memory.data_mem write port 121.
  Analyzing memory.data_mem write port 122.
  Analyzing memory.data_mem write port 123.
  Analyzing memory.data_mem write port 124.
  Analyzing memory.data_mem write port 125.
  Analyzing memory.data_mem write port 126.
  Analyzing memory.data_mem write port 127.
  Analyzing memory.data_mem write port 128.
  Analyzing memory.data_mem write port 129.
  Analyzing memory.data_mem write port 130.
  Analyzing memory.data_mem write port 131.
  Analyzing memory.data_mem write port 132.
  Analyzing memory.data_mem write port 133.
  Analyzing memory.data_mem write port 134.
  Analyzing memory.data_mem write port 135.
  Analyzing memory.data_mem write port 136.
  Analyzing memory.data_mem write port 137.
  Analyzing memory.data_mem write port 138.
  Analyzing memory.data_mem write port 139.
  Analyzing memory.data_mem write port 140.
  Analyzing memory.data_mem write port 141.
  Analyzing memory.data_mem write port 142.
  Analyzing memory.data_mem write port 143.
  Analyzing memory.data_mem write port 144.
  Analyzing memory.data_mem write port 145.
  Analyzing memory.data_mem write port 146.
  Analyzing memory.data_mem write port 147.
  Analyzing memory.data_mem write port 148.
  Analyzing memory.data_mem write port 149.
  Analyzing memory.data_mem write port 150.
  Analyzing memory.data_mem write port 151.
  Analyzing memory.data_mem write port 152.
  Analyzing memory.data_mem write port 153.
  Analyzing memory.data_mem write port 154.
  Analyzing memory.data_mem write port 155.
  Analyzing memory.data_mem write port 156.
  Analyzing memory.data_mem write port 157.
  Analyzing memory.data_mem write port 158.
  Analyzing memory.data_mem write port 159.
  Analyzing memory.data_mem write port 160.
  Analyzing memory.data_mem write port 161.
  Analyzing memory.data_mem write port 162.
  Analyzing memory.data_mem write port 163.
  Analyzing memory.data_mem write port 164.
  Analyzing memory.data_mem write port 165.
  Analyzing memory.data_mem write port 166.
  Analyzing memory.data_mem write port 167.
  Analyzing memory.data_mem write port 168.
  Analyzing memory.data_mem write port 169.
  Analyzing memory.data_mem write port 170.
  Analyzing memory.data_mem write port 171.
  Analyzing memory.data_mem write port 172.
  Analyzing memory.data_mem write port 173.
  Analyzing memory.data_mem write port 174.
  Analyzing memory.data_mem write port 175.
  Analyzing memory.data_mem write port 176.
  Analyzing memory.data_mem write port 177.
  Analyzing memory.data_mem write port 178.
  Analyzing memory.data_mem write port 179.
  Analyzing memory.data_mem write port 180.
  Analyzing memory.data_mem write port 181.
  Analyzing memory.data_mem write port 182.
  Analyzing memory.data_mem write port 183.
  Analyzing memory.data_mem write port 184.
  Analyzing memory.data_mem write port 185.
  Analyzing memory.data_mem write port 186.
  Analyzing memory.data_mem write port 187.
  Analyzing memory.data_mem write port 188.
  Analyzing memory.data_mem write port 189.
  Analyzing memory.data_mem write port 190.
  Analyzing memory.data_mem write port 191.
  Analyzing memory.data_mem write port 192.
  Analyzing memory.data_mem write port 193.
  Analyzing memory.data_mem write port 194.
  Analyzing memory.data_mem write port 195.
  Analyzing memory.data_mem write port 196.
  Analyzing memory.data_mem write port 197.
  Analyzing memory.data_mem write port 198.
  Analyzing memory.data_mem write port 199.
  Analyzing memory.data_mem write port 200.
  Analyzing memory.data_mem write port 201.
  Analyzing memory.data_mem write port 202.
  Analyzing memory.data_mem write port 203.
  Analyzing memory.data_mem write port 204.
  Analyzing memory.data_mem write port 205.
  Analyzing memory.data_mem write port 206.
  Analyzing memory.data_mem write port 207.
  Analyzing memory.data_mem write port 208.
  Analyzing memory.data_mem write port 209.
  Analyzing memory.data_mem write port 210.
  Analyzing memory.data_mem write port 211.
  Analyzing memory.data_mem write port 212.
  Analyzing memory.data_mem write port 213.
  Analyzing memory.data_mem write port 214.
  Analyzing memory.data_mem write port 215.
  Analyzing memory.data_mem write port 216.
  Analyzing memory.data_mem write port 217.
  Analyzing memory.data_mem write port 218.
  Analyzing memory.data_mem write port 219.
  Analyzing memory.data_mem write port 220.
  Analyzing memory.data_mem write port 221.
  Analyzing memory.data_mem write port 222.
  Analyzing memory.data_mem write port 223.
  Analyzing memory.data_mem write port 224.
  Analyzing memory.data_mem write port 225.
  Analyzing memory.data_mem write port 226.
  Analyzing memory.data_mem write port 227.
  Analyzing memory.data_mem write port 228.
  Analyzing memory.data_mem write port 229.
  Analyzing memory.data_mem write port 230.
  Analyzing memory.data_mem write port 231.
  Analyzing memory.data_mem write port 232.
  Analyzing memory.data_mem write port 233.
  Analyzing memory.data_mem write port 234.
  Analyzing memory.data_mem write port 235.
  Analyzing memory.data_mem write port 236.
  Analyzing memory.data_mem write port 237.
  Analyzing memory.data_mem write port 238.
  Analyzing memory.data_mem write port 239.
  Analyzing memory.data_mem write port 240.
  Analyzing memory.data_mem write port 241.
  Analyzing memory.data_mem write port 242.
  Analyzing memory.data_mem write port 243.
  Analyzing memory.data_mem write port 244.
  Analyzing memory.data_mem write port 245.
  Analyzing memory.data_mem write port 246.
  Analyzing memory.data_mem write port 247.
  Analyzing memory.data_mem write port 248.
  Analyzing memory.data_mem write port 249.
  Analyzing memory.data_mem write port 250.
  Analyzing memory.data_mem write port 251.
  Analyzing memory.data_mem write port 252.
  Analyzing memory.data_mem write port 253.
  Analyzing memory.data_mem write port 254.
  Analyzing memory.data_mem write port 255.
  Analyzing memory.data_mem write port 256.
  Analyzing reg_file.Registers write port 0.
  Analyzing reg_file.Registers write port 1.
  Analyzing reg_file.Registers write port 2.
  Analyzing reg_file.Registers write port 3.
  Analyzing reg_file.Registers write port 4.
  Analyzing reg_file.Registers write port 5.
  Analyzing reg_file.Registers write port 6.
  Analyzing reg_file.Registers write port 7.
  Analyzing reg_file.Registers write port 8.
  Analyzing reg_file.Registers write port 9.
  Analyzing reg_file.Registers write port 10.
  Analyzing reg_file.Registers write port 11.
  Analyzing reg_file.Registers write port 12.
  Analyzing reg_file.Registers write port 13.
  Analyzing reg_file.Registers write port 14.
  Analyzing reg_file.Registers write port 15.
  Analyzing reg_file.Registers write port 16.
  Analyzing reg_file.Registers write port 17.
  Analyzing reg_file.Registers write port 18.
  Analyzing reg_file.Registers write port 19.
  Analyzing reg_file.Registers write port 20.
  Analyzing reg_file.Registers write port 21.
  Analyzing reg_file.Registers write port 22.
  Analyzing reg_file.Registers write port 23.
  Analyzing reg_file.Registers write port 24.
  Analyzing reg_file.Registers write port 25.
  Analyzing reg_file.Registers write port 26.
  Analyzing reg_file.Registers write port 27.
  Analyzing reg_file.Registers write port 28.
  Analyzing reg_file.Registers write port 29.
  Analyzing reg_file.Registers write port 30.
  Analyzing reg_file.Registers write port 31.
  Analyzing reg_file.Registers write port 32.

27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$1074'[0] in module `\alu_control': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$1074'[0] in module `\alu_control': no address FF found.
Checking read port `\I_Mem'[0] in module `\inst_mem': no output FF found.
Checking read port address `\I_Mem'[0] in module `\inst_mem': no address FF found.
Checking read port `\data_mem'[0] in module `\memory': no output FF found.
Checking read port address `\data_mem'[0] in module `\memory': no address FF found.
Checking read port `\Registers'[0] in module `\reg_file': no output FF found.
Checking read port `\Registers'[1] in module `\reg_file': no output FF found.
Checking read port address `\Registers'[0] in module `\reg_file': no address FF found.
Checking read port address `\Registers'[1] in module `\reg_file': no address FF found.

27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory memory.data_mem by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
  Merging ports 0, 16 (address 0).
  Merging ports 0, 17 (address 0).
  Merging ports 0, 18 (address 0).
  Merging ports 0, 19 (address 0).
  Merging ports 0, 20 (address 0).
  Merging ports 0, 21 (address 0).
  Merging ports 0, 22 (address 0).
  Merging ports 0, 23 (address 0).
  Merging ports 0, 24 (address 0).
  Merging ports 0, 25 (address 0).
  Merging ports 0, 26 (address 0).
  Merging ports 0, 27 (address 0).
  Merging ports 0, 28 (address 0).
  Merging ports 0, 29 (address 0).
  Merging ports 0, 30 (address 0).
  Merging ports 0, 31 (address 0).
  Merging ports 0, 32 (address 0).
  Merging ports 0, 33 (address 0).
  Merging ports 0, 34 (address 0).
  Merging ports 0, 35 (address 0).
  Merging ports 0, 36 (address 0).
  Merging ports 0, 37 (address 0).
  Merging ports 0, 38 (address 0).
  Merging ports 0, 39 (address 0).
  Merging ports 0, 40 (address 0).
  Merging ports 0, 41 (address 0).
  Merging ports 0, 42 (address 0).
  Merging ports 0, 43 (address 0).
  Merging ports 0, 44 (address 0).
  Merging ports 0, 45 (address 0).
  Merging ports 0, 46 (address 0).
  Merging ports 0, 47 (address 0).
  Merging ports 0, 48 (address 0).
  Merging ports 0, 49 (address 0).
  Merging ports 0, 50 (address 0).
  Merging ports 0, 51 (address 0).
  Merging ports 0, 52 (address 0).
  Merging ports 0, 53 (address 0).
  Merging ports 0, 54 (address 0).
  Merging ports 0, 55 (address 0).
  Merging ports 0, 56 (address 0).
  Merging ports 0, 57 (address 0).
  Merging ports 0, 58 (address 0).
  Merging ports 0, 59 (address 0).
  Merging ports 0, 60 (address 0).
  Merging ports 0, 61 (address 0).
  Merging ports 0, 62 (address 0).
  Merging ports 0, 63 (address 0).
  Merging ports 0, 64 (address 0).
  Merging ports 0, 65 (address 0).
  Merging ports 0, 66 (address 0).
  Merging ports 0, 67 (address 0).
  Merging ports 0, 68 (address 0).
  Merging ports 0, 69 (address 0).
  Merging ports 0, 70 (address 0).
  Merging ports 0, 71 (address 0).
  Merging ports 0, 72 (address 0).
  Merging ports 0, 73 (address 0).
  Merging ports 0, 74 (address 0).
  Merging ports 0, 75 (address 0).
  Merging ports 0, 76 (address 0).
  Merging ports 0, 77 (address 0).
  Merging ports 0, 78 (address 0).
  Merging ports 0, 79 (address 0).
  Merging ports 0, 80 (address 0).
  Merging ports 0, 81 (address 0).
  Merging ports 0, 82 (address 0).
  Merging ports 0, 83 (address 0).
  Merging ports 0, 84 (address 0).
  Merging ports 0, 85 (address 0).
  Merging ports 0, 86 (address 0).
  Merging ports 0, 87 (address 0).
  Merging ports 0, 88 (address 0).
  Merging ports 0, 89 (address 0).
  Merging ports 0, 90 (address 0).
  Merging ports 0, 91 (address 0).
  Merging ports 0, 92 (address 0).
  Merging ports 0, 93 (address 0).
  Merging ports 0, 94 (address 0).
  Merging ports 0, 95 (address 0).
  Merging ports 0, 96 (address 0).
  Merging ports 0, 97 (address 0).
  Merging ports 0, 98 (address 0).
  Merging ports 0, 99 (address 0).
  Merging ports 0, 100 (address 0).
  Merging ports 0, 101 (address 0).
  Merging ports 0, 102 (address 0).
  Merging ports 0, 103 (address 0).
  Merging ports 0, 104 (address 0).
  Merging ports 0, 105 (address 0).
  Merging ports 0, 106 (address 0).
  Merging ports 0, 107 (address 0).
  Merging ports 0, 108 (address 0).
  Merging ports 0, 109 (address 0).
  Merging ports 0, 110 (address 0).
  Merging ports 0, 111 (address 0).
  Merging ports 0, 112 (address 0).
  Merging ports 0, 113 (address 0).
  Merging ports 0, 114 (address 0).
  Merging ports 0, 115 (address 0).
  Merging ports 0, 116 (address 0).
  Merging ports 0, 117 (address 0).
  Merging ports 0, 118 (address 0).
  Merging ports 0, 119 (address 0).
  Merging ports 0, 120 (address 0).
  Merging ports 0, 121 (address 0).
  Merging ports 0, 122 (address 0).
  Merging ports 0, 123 (address 0).
  Merging ports 0, 124 (address 0).
  Merging ports 0, 125 (address 0).
  Merging ports 0, 126 (address 0).
  Merging ports 0, 127 (address 0).
  Merging ports 0, 128 (address 0).
  Merging ports 0, 129 (address 0).
  Merging ports 0, 130 (address 0).
  Merging ports 0, 131 (address 0).
  Merging ports 0, 132 (address 0).
  Merging ports 0, 133 (address 0).
  Merging ports 0, 134 (address 0).
  Merging ports 0, 135 (address 0).
  Merging ports 0, 136 (address 0).
  Merging ports 0, 137 (address 0).
  Merging ports 0, 138 (address 0).
  Merging ports 0, 139 (address 0).
  Merging ports 0, 140 (address 0).
  Merging ports 0, 141 (address 0).
  Merging ports 0, 142 (address 0).
  Merging ports 0, 143 (address 0).
  Merging ports 0, 144 (address 0).
  Merging ports 0, 145 (address 0).
  Merging ports 0, 146 (address 0).
  Merging ports 0, 147 (address 0).
  Merging ports 0, 148 (address 0).
  Merging ports 0, 149 (address 0).
  Merging ports 0, 150 (address 0).
  Merging ports 0, 151 (address 0).
  Merging ports 0, 152 (address 0).
  Merging ports 0, 153 (address 0).
  Merging ports 0, 154 (address 0).
  Merging ports 0, 155 (address 0).
  Merging ports 0, 156 (address 0).
  Merging ports 0, 157 (address 0).
  Merging ports 0, 158 (address 0).
  Merging ports 0, 159 (address 0).
  Merging ports 0, 160 (address 0).
  Merging ports 0, 161 (address 0).
  Merging ports 0, 162 (address 0).
  Merging ports 0, 163 (address 0).
  Merging ports 0, 164 (address 0).
  Merging ports 0, 165 (address 0).
  Merging ports 0, 166 (address 0).
  Merging ports 0, 167 (address 0).
  Merging ports 0, 168 (address 0).
  Merging ports 0, 169 (address 0).
  Merging ports 0, 170 (address 0).
  Merging ports 0, 171 (address 0).
  Merging ports 0, 172 (address 0).
  Merging ports 0, 173 (address 0).
  Merging ports 0, 174 (address 0).
  Merging ports 0, 175 (address 0).
  Merging ports 0, 176 (address 0).
  Merging ports 0, 177 (address 0).
  Merging ports 0, 178 (address 0).
  Merging ports 0, 179 (address 0).
  Merging ports 0, 180 (address 0).
  Merging ports 0, 181 (address 0).
  Merging ports 0, 182 (address 0).
  Merging ports 0, 183 (address 0).
  Merging ports 0, 184 (address 0).
  Merging ports 0, 185 (address 0).
  Merging ports 0, 186 (address 0).
  Merging ports 0, 187 (address 0).
  Merging ports 0, 188 (address 0).
  Merging ports 0, 189 (address 0).
  Merging ports 0, 190 (address 0).
  Merging ports 0, 191 (address 0).
  Merging ports 0, 192 (address 0).
  Merging ports 0, 193 (address 0).
  Merging ports 0, 194 (address 0).
  Merging ports 0, 195 (address 0).
  Merging ports 0, 196 (address 0).
  Merging ports 0, 197 (address 0).
  Merging ports 0, 198 (address 0).
  Merging ports 0, 199 (address 0).
  Merging ports 0, 200 (address 0).
  Merging ports 0, 201 (address 0).
  Merging ports 0, 202 (address 0).
  Merging ports 0, 203 (address 0).
  Merging ports 0, 204 (address 0).
  Merging ports 0, 205 (address 0).
  Merging ports 0, 206 (address 0).
  Merging ports 0, 207 (address 0).
  Merging ports 0, 208 (address 0).
  Merging ports 0, 209 (address 0).
  Merging ports 0, 210 (address 0).
  Merging ports 0, 211 (address 0).
  Merging ports 0, 212 (address 0).
  Merging ports 0, 213 (address 0).
  Merging ports 0, 214 (address 0).
  Merging ports 0, 215 (address 0).
  Merging ports 0, 216 (address 0).
  Merging ports 0, 217 (address 0).
  Merging ports 0, 218 (address 0).
  Merging ports 0, 219 (address 0).
  Merging ports 0, 220 (address 0).
  Merging ports 0, 221 (address 0).
  Merging ports 0, 222 (address 0).
  Merging ports 0, 223 (address 0).
  Merging ports 0, 224 (address 0).
  Merging ports 0, 225 (address 0).
  Merging ports 0, 226 (address 0).
  Merging ports 0, 227 (address 0).
  Merging ports 0, 228 (address 0).
  Merging ports 0, 229 (address 0).
  Merging ports 0, 230 (address 0).
  Merging ports 0, 231 (address 0).
  Merging ports 0, 232 (address 0).
  Merging ports 0, 233 (address 0).
  Merging ports 0, 234 (address 0).
  Merging ports 0, 235 (address 0).
  Merging ports 0, 236 (address 0).
  Merging ports 0, 237 (address 0).
  Merging ports 0, 238 (address 0).
  Merging ports 0, 239 (address 0).
  Merging ports 0, 240 (address 0).
  Merging ports 0, 241 (address 0).
  Merging ports 0, 242 (address 0).
  Merging ports 0, 243 (address 0).
  Merging ports 0, 244 (address 0).
  Merging ports 0, 245 (address 0).
  Merging ports 0, 246 (address 0).
  Merging ports 0, 247 (address 0).
  Merging ports 0, 248 (address 0).
  Merging ports 0, 249 (address 0).
  Merging ports 0, 250 (address 0).
  Merging ports 0, 251 (address 0).
  Merging ports 0, 252 (address 0).
  Merging ports 0, 253 (address 0).
  Merging ports 0, 254 (address 0).
  Merging ports 0, 255 (address 0).
Consolidating write ports of memory memory.data_mem by address:
Consolidating write ports of memory memory.data_mem using sat-based resource sharing:
Consolidating read ports of memory reg_file.Registers by address:
Consolidating write ports of memory reg_file.Registers by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
  Merging ports 0, 16 (address 0).
  Merging ports 0, 17 (address 0).
  Merging ports 0, 18 (address 0).
  Merging ports 0, 19 (address 0).
  Merging ports 0, 20 (address 0).
  Merging ports 0, 21 (address 0).
  Merging ports 0, 22 (address 0).
  Merging ports 0, 23 (address 0).
  Merging ports 0, 24 (address 0).
  Merging ports 0, 25 (address 0).
  Merging ports 0, 26 (address 0).
  Merging ports 0, 27 (address 0).
  Merging ports 0, 28 (address 0).
  Merging ports 0, 29 (address 0).
  Merging ports 0, 30 (address 0).
  Merging ports 0, 31 (address 0).
Consolidating write ports of memory reg_file.Registers by address:
Consolidating write ports of memory reg_file.Registers using sat-based resource sharing:

27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

27.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$1074 in module \alu_control:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \I_Mem in module \inst_mem:
  created 256 $dff cells and 0 static cells of width 11.
  read interface: 0 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \data_mem in module \memory:
  created 256 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 255 $mux cells.
  write interface: 512 write mux blocks.
Mapping memory \Registers in module \reg_file:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 64 write mux blocks.

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
<suppressed ~2 debug messages>
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
<suppressed ~244 debug messages>
Optimizing module mem_wb_reg.
Optimizing module memory.
<suppressed ~793 debug messages>
Optimizing module pc.
Optimizing module reg_file.
<suppressed ~121 debug messages>

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~310 debug messages>

28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

28.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 0 unused cells and 2027 unused wires.
<suppressed ~4 debug messages>

28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

28.9. Rerunning OPT passes. (Maybe there is more to do..)

28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~310 debug messages>

28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

28.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\data_mem[9]$3728 ($dff) from module memory (D = $memory\data_mem$wrmux[9][1][0]$y$5208, Q = \data_mem[9]).
Adding EN signal on $memory\data_mem[99]$3908 ($dff) from module memory (D = $memory\data_mem$wrmux[99][1][0]$y$6508, Q = \data_mem[99]).
Adding EN signal on $memory\data_mem[98]$3906 ($dff) from module memory (D = $memory\data_mem$wrmux[98][1][0]$y$6494, Q = \data_mem[98]).
Adding EN signal on $memory\data_mem[97]$3904 ($dff) from module memory (D = $memory\data_mem$wrmux[97][1][0]$y$6480, Q = \data_mem[97]).
Adding EN signal on $memory\data_mem[96]$3902 ($dff) from module memory (D = $memory\data_mem$wrmux[96][1][0]$y$6466, Q = \data_mem[96]).
Adding EN signal on $memory\data_mem[95]$3900 ($dff) from module memory (D = $memory\data_mem$wrmux[95][1][0]$y$6450, Q = \data_mem[95]).
Adding EN signal on $memory\data_mem[94]$3898 ($dff) from module memory (D = $memory\data_mem$wrmux[94][1][0]$y$6436, Q = \data_mem[94]).
Adding EN signal on $memory\data_mem[93]$3896 ($dff) from module memory (D = $memory\data_mem$wrmux[93][1][0]$y$6422, Q = \data_mem[93]).
Adding EN signal on $memory\data_mem[92]$3894 ($dff) from module memory (D = $memory\data_mem$wrmux[92][1][0]$y$6408, Q = \data_mem[92]).
Adding EN signal on $memory\data_mem[91]$3892 ($dff) from module memory (D = $memory\data_mem$wrmux[91][1][0]$y$6394, Q = \data_mem[91]).
Adding EN signal on $memory\data_mem[90]$3890 ($dff) from module memory (D = $memory\data_mem$wrmux[90][1][0]$y$6380, Q = \data_mem[90]).
Adding EN signal on $memory\data_mem[8]$3726 ($dff) from module memory (D = $memory\data_mem$wrmux[8][1][0]$y$5192, Q = \data_mem[8]).
Adding EN signal on $memory\data_mem[89]$3888 ($dff) from module memory (D = $memory\data_mem$wrmux[89][1][0]$y$6366, Q = \data_mem[89]).
Adding EN signal on $memory\data_mem[88]$3886 ($dff) from module memory (D = $memory\data_mem$wrmux[88][1][0]$y$6352, Q = \data_mem[88]).
Adding EN signal on $memory\data_mem[87]$3884 ($dff) from module memory (D = $memory\data_mem$wrmux[87][1][0]$y$6338, Q = \data_mem[87]).
Adding EN signal on $memory\data_mem[86]$3882 ($dff) from module memory (D = $memory\data_mem$wrmux[86][1][0]$y$6324, Q = \data_mem[86]).
Adding EN signal on $memory\data_mem[85]$3880 ($dff) from module memory (D = $memory\data_mem$wrmux[85][1][0]$y$6310, Q = \data_mem[85]).
Adding EN signal on $memory\data_mem[84]$3878 ($dff) from module memory (D = $memory\data_mem$wrmux[84][1][0]$y$6296, Q = \data_mem[84]).
Adding EN signal on $memory\data_mem[83]$3876 ($dff) from module memory (D = $memory\data_mem$wrmux[83][1][0]$y$6282, Q = \data_mem[83]).
Adding EN signal on $memory\data_mem[82]$3874 ($dff) from module memory (D = $memory\data_mem$wrmux[82][1][0]$y$6268, Q = \data_mem[82]).
Adding EN signal on $memory\data_mem[81]$3872 ($dff) from module memory (D = $memory\data_mem$wrmux[81][1][0]$y$6254, Q = \data_mem[81]).
Adding EN signal on $memory\data_mem[80]$3870 ($dff) from module memory (D = $memory\data_mem$wrmux[80][1][0]$y$6240, Q = \data_mem[80]).
Adding EN signal on $memory\data_mem[7]$3724 ($dff) from module memory (D = $memory\data_mem$wrmux[7][1][0]$y$5172, Q = \data_mem[7]).
Adding EN signal on $memory\data_mem[79]$3868 ($dff) from module memory (D = $memory\data_mem$wrmux[79][1][0]$y$6224, Q = \data_mem[79]).
Adding EN signal on $memory\data_mem[78]$3866 ($dff) from module memory (D = $memory\data_mem$wrmux[78][1][0]$y$6210, Q = \data_mem[78]).
Adding EN signal on $memory\data_mem[77]$3864 ($dff) from module memory (D = $memory\data_mem$wrmux[77][1][0]$y$6196, Q = \data_mem[77]).
Adding EN signal on $memory\data_mem[76]$3862 ($dff) from module memory (D = $memory\data_mem$wrmux[76][1][0]$y$6182, Q = \data_mem[76]).
Adding EN signal on $memory\data_mem[75]$3860 ($dff) from module memory (D = $memory\data_mem$wrmux[75][1][0]$y$6168, Q = \data_mem[75]).
Adding EN signal on $memory\data_mem[74]$3858 ($dff) from module memory (D = $memory\data_mem$wrmux[74][1][0]$y$6154, Q = \data_mem[74]).
Adding EN signal on $memory\data_mem[73]$3856 ($dff) from module memory (D = $memory\data_mem$wrmux[73][1][0]$y$6140, Q = \data_mem[73]).
Adding EN signal on $memory\data_mem[72]$3854 ($dff) from module memory (D = $memory\data_mem$wrmux[72][1][0]$y$6126, Q = \data_mem[72]).
Adding EN signal on $memory\data_mem[71]$3852 ($dff) from module memory (D = $memory\data_mem$wrmux[71][1][0]$y$6112, Q = \data_mem[71]).
Adding EN signal on $memory\data_mem[70]$3850 ($dff) from module memory (D = $memory\data_mem$wrmux[70][1][0]$y$6098, Q = \data_mem[70]).
Adding EN signal on $memory\data_mem[6]$3722 ($dff) from module memory (D = $memory\data_mem$wrmux[6][1][0]$y$5156, Q = \data_mem[6]).
Adding EN signal on $memory\data_mem[69]$3848 ($dff) from module memory (D = $memory\data_mem$wrmux[69][1][0]$y$6084, Q = \data_mem[69]).
Adding EN signal on $memory\data_mem[68]$3846 ($dff) from module memory (D = $memory\data_mem$wrmux[68][1][0]$y$6070, Q = \data_mem[68]).
Adding EN signal on $memory\data_mem[67]$3844 ($dff) from module memory (D = $memory\data_mem$wrmux[67][1][0]$y$6056, Q = \data_mem[67]).
Adding EN signal on $memory\data_mem[66]$3842 ($dff) from module memory (D = $memory\data_mem$wrmux[66][1][0]$y$6042, Q = \data_mem[66]).
Adding EN signal on $memory\data_mem[65]$3840 ($dff) from module memory (D = $memory\data_mem$wrmux[65][1][0]$y$6028, Q = \data_mem[65]).
Adding EN signal on $memory\data_mem[64]$3838 ($dff) from module memory (D = $memory\data_mem$wrmux[64][1][0]$y$6014, Q = \data_mem[64]).
Adding EN signal on $memory\data_mem[63]$3836 ($dff) from module memory (D = $memory\data_mem$wrmux[63][1][0]$y$5994, Q = \data_mem[63]).
Adding EN signal on $memory\data_mem[62]$3834 ($dff) from module memory (D = $memory\data_mem$wrmux[62][1][0]$y$5980, Q = \data_mem[62]).
Adding EN signal on $memory\data_mem[61]$3832 ($dff) from module memory (D = $memory\data_mem$wrmux[61][1][0]$y$5966, Q = \data_mem[61]).
Adding EN signal on $memory\data_mem[60]$3830 ($dff) from module memory (D = $memory\data_mem$wrmux[60][1][0]$y$5952, Q = \data_mem[60]).
Adding EN signal on $memory\data_mem[5]$3720 ($dff) from module memory (D = $memory\data_mem$wrmux[5][1][0]$y$5140, Q = \data_mem[5]).
Adding EN signal on $memory\data_mem[59]$3828 ($dff) from module memory (D = $memory\data_mem$wrmux[59][1][0]$y$5938, Q = \data_mem[59]).
Adding EN signal on $memory\data_mem[58]$3826 ($dff) from module memory (D = $memory\data_mem$wrmux[58][1][0]$y$5924, Q = \data_mem[58]).
Adding EN signal on $memory\data_mem[57]$3824 ($dff) from module memory (D = $memory\data_mem$wrmux[57][1][0]$y$5910, Q = \data_mem[57]).
Adding EN signal on $memory\data_mem[56]$3822 ($dff) from module memory (D = $memory\data_mem$wrmux[56][1][0]$y$5896, Q = \data_mem[56]).
Adding EN signal on $memory\data_mem[55]$3820 ($dff) from module memory (D = $memory\data_mem$wrmux[55][1][0]$y$5882, Q = \data_mem[55]).
Adding EN signal on $memory\data_mem[54]$3818 ($dff) from module memory (D = $memory\data_mem$wrmux[54][1][0]$y$5868, Q = \data_mem[54]).
Adding EN signal on $memory\data_mem[53]$3816 ($dff) from module memory (D = $memory\data_mem$wrmux[53][1][0]$y$5854, Q = \data_mem[53]).
Adding EN signal on $memory\data_mem[52]$3814 ($dff) from module memory (D = $memory\data_mem$wrmux[52][1][0]$y$5840, Q = \data_mem[52]).
Adding EN signal on $memory\data_mem[51]$3812 ($dff) from module memory (D = $memory\data_mem$wrmux[51][1][0]$y$5826, Q = \data_mem[51]).
Adding EN signal on $memory\data_mem[50]$3810 ($dff) from module memory (D = $memory\data_mem$wrmux[50][1][0]$y$5812, Q = \data_mem[50]).
Adding EN signal on $memory\data_mem[4]$3718 ($dff) from module memory (D = $memory\data_mem$wrmux[4][1][0]$y$5124, Q = \data_mem[4]).
Adding EN signal on $memory\data_mem[49]$3808 ($dff) from module memory (D = $memory\data_mem$wrmux[49][1][0]$y$5798, Q = \data_mem[49]).
Adding EN signal on $memory\data_mem[48]$3806 ($dff) from module memory (D = $memory\data_mem$wrmux[48][1][0]$y$5784, Q = \data_mem[48]).
Adding EN signal on $memory\data_mem[47]$3804 ($dff) from module memory (D = $memory\data_mem$wrmux[47][1][0]$y$5766, Q = \data_mem[47]).
Adding EN signal on $memory\data_mem[46]$3802 ($dff) from module memory (D = $memory\data_mem$wrmux[46][1][0]$y$5752, Q = \data_mem[46]).
Adding EN signal on $memory\data_mem[45]$3800 ($dff) from module memory (D = $memory\data_mem$wrmux[45][1][0]$y$5738, Q = \data_mem[45]).
Adding EN signal on $memory\data_mem[44]$3798 ($dff) from module memory (D = $memory\data_mem$wrmux[44][1][0]$y$5724, Q = \data_mem[44]).
Adding EN signal on $memory\data_mem[43]$3796 ($dff) from module memory (D = $memory\data_mem$wrmux[43][1][0]$y$5710, Q = \data_mem[43]).
Adding EN signal on $memory\data_mem[42]$3794 ($dff) from module memory (D = $memory\data_mem$wrmux[42][1][0]$y$5696, Q = \data_mem[42]).
Adding EN signal on $memory\data_mem[41]$3792 ($dff) from module memory (D = $memory\data_mem$wrmux[41][1][0]$y$5682, Q = \data_mem[41]).
Adding EN signal on $memory\data_mem[40]$3790 ($dff) from module memory (D = $memory\data_mem$wrmux[40][1][0]$y$5668, Q = \data_mem[40]).
Adding EN signal on $memory\data_mem[3]$3716 ($dff) from module memory (D = $memory\data_mem$wrmux[3][1][0]$y$5104, Q = \data_mem[3]).
Adding EN signal on $memory\data_mem[39]$3788 ($dff) from module memory (D = $memory\data_mem$wrmux[39][1][0]$y$5654, Q = \data_mem[39]).
Adding EN signal on $memory\data_mem[38]$3786 ($dff) from module memory (D = $memory\data_mem$wrmux[38][1][0]$y$5640, Q = \data_mem[38]).
Adding EN signal on $memory\data_mem[37]$3784 ($dff) from module memory (D = $memory\data_mem$wrmux[37][1][0]$y$5626, Q = \data_mem[37]).
Adding EN signal on $memory\data_mem[36]$3782 ($dff) from module memory (D = $memory\data_mem$wrmux[36][1][0]$y$5612, Q = \data_mem[36]).
Adding EN signal on $memory\data_mem[35]$3780 ($dff) from module memory (D = $memory\data_mem$wrmux[35][1][0]$y$5598, Q = \data_mem[35]).
Adding EN signal on $memory\data_mem[34]$3778 ($dff) from module memory (D = $memory\data_mem$wrmux[34][1][0]$y$5584, Q = \data_mem[34]).
Adding EN signal on $memory\data_mem[33]$3776 ($dff) from module memory (D = $memory\data_mem$wrmux[33][1][0]$y$5570, Q = \data_mem[33]).
Adding EN signal on $memory\data_mem[32]$3774 ($dff) from module memory (D = $memory\data_mem$wrmux[32][1][0]$y$5556, Q = \data_mem[32]).
Adding EN signal on $memory\data_mem[31]$3772 ($dff) from module memory (D = $memory\data_mem$wrmux[31][1][0]$y$5536, Q = \data_mem[31]).
Adding EN signal on $memory\data_mem[30]$3770 ($dff) from module memory (D = $memory\data_mem$wrmux[30][1][0]$y$5522, Q = \data_mem[30]).
Adding EN signal on $memory\data_mem[2]$3714 ($dff) from module memory (D = $memory\data_mem$wrmux[2][1][0]$y$5086, Q = \data_mem[2]).
Adding EN signal on $memory\data_mem[29]$3768 ($dff) from module memory (D = $memory\data_mem$wrmux[29][1][0]$y$5508, Q = \data_mem[29]).
Adding EN signal on $memory\data_mem[28]$3766 ($dff) from module memory (D = $memory\data_mem$wrmux[28][1][0]$y$5494, Q = \data_mem[28]).
Adding EN signal on $memory\data_mem[27]$3764 ($dff) from module memory (D = $memory\data_mem$wrmux[27][1][0]$y$5480, Q = \data_mem[27]).
Adding EN signal on $memory\data_mem[26]$3762 ($dff) from module memory (D = $memory\data_mem$wrmux[26][1][0]$y$5466, Q = \data_mem[26]).
Adding EN signal on $memory\data_mem[25]$3760 ($dff) from module memory (D = $memory\data_mem$wrmux[25][1][0]$y$5452, Q = \data_mem[25]).
Adding EN signal on $memory\data_mem[255]$4220 ($dff) from module memory (D = $memory\data_mem$wrmux[255][1][0]$y$8716, Q = \data_mem[255]).
Adding EN signal on $memory\data_mem[254]$4218 ($dff) from module memory (D = $memory\data_mem$wrmux[254][1][0]$y$8702, Q = \data_mem[254]).
Adding EN signal on $memory\data_mem[253]$4216 ($dff) from module memory (D = $memory\data_mem$wrmux[253][1][0]$y$8688, Q = \data_mem[253]).
Adding EN signal on $memory\data_mem[252]$4214 ($dff) from module memory (D = $memory\data_mem$wrmux[252][1][0]$y$8674, Q = \data_mem[252]).
Adding EN signal on $memory\data_mem[251]$4212 ($dff) from module memory (D = $memory\data_mem$wrmux[251][1][0]$y$8660, Q = \data_mem[251]).
Adding EN signal on $memory\data_mem[250]$4210 ($dff) from module memory (D = $memory\data_mem$wrmux[250][1][0]$y$8646, Q = \data_mem[250]).
Adding EN signal on $memory\data_mem[24]$3758 ($dff) from module memory (D = $memory\data_mem$wrmux[24][1][0]$y$5438, Q = \data_mem[24]).
Adding EN signal on $memory\data_mem[249]$4208 ($dff) from module memory (D = $memory\data_mem$wrmux[249][1][0]$y$8632, Q = \data_mem[249]).
Adding EN signal on $memory\data_mem[248]$4206 ($dff) from module memory (D = $memory\data_mem$wrmux[248][1][0]$y$8618, Q = \data_mem[248]).
Adding EN signal on $memory\data_mem[247]$4204 ($dff) from module memory (D = $memory\data_mem$wrmux[247][1][0]$y$8604, Q = \data_mem[247]).
Adding EN signal on $memory\data_mem[246]$4202 ($dff) from module memory (D = $memory\data_mem$wrmux[246][1][0]$y$8590, Q = \data_mem[246]).
Adding EN signal on $memory\data_mem[245]$4200 ($dff) from module memory (D = $memory\data_mem$wrmux[245][1][0]$y$8576, Q = \data_mem[245]).
Adding EN signal on $memory\data_mem[244]$4198 ($dff) from module memory (D = $memory\data_mem$wrmux[244][1][0]$y$8562, Q = \data_mem[244]).
Adding EN signal on $memory\data_mem[243]$4196 ($dff) from module memory (D = $memory\data_mem$wrmux[243][1][0]$y$8548, Q = \data_mem[243]).
Adding EN signal on $memory\data_mem[242]$4194 ($dff) from module memory (D = $memory\data_mem$wrmux[242][1][0]$y$8534, Q = \data_mem[242]).
Adding EN signal on $memory\data_mem[241]$4192 ($dff) from module memory (D = $memory\data_mem$wrmux[241][1][0]$y$8520, Q = \data_mem[241]).
Adding EN signal on $memory\data_mem[240]$4190 ($dff) from module memory (D = $memory\data_mem$wrmux[240][1][0]$y$8506, Q = \data_mem[240]).
Adding EN signal on $memory\data_mem[23]$3756 ($dff) from module memory (D = $memory\data_mem$wrmux[23][1][0]$y$5424, Q = \data_mem[23]).
Adding EN signal on $memory\data_mem[239]$4188 ($dff) from module memory (D = $memory\data_mem$wrmux[239][1][0]$y$8490, Q = \data_mem[239]).
Adding EN signal on $memory\data_mem[238]$4186 ($dff) from module memory (D = $memory\data_mem$wrmux[238][1][0]$y$8476, Q = \data_mem[238]).
Adding EN signal on $memory\data_mem[237]$4184 ($dff) from module memory (D = $memory\data_mem$wrmux[237][1][0]$y$8462, Q = \data_mem[237]).
Adding EN signal on $memory\data_mem[236]$4182 ($dff) from module memory (D = $memory\data_mem$wrmux[236][1][0]$y$8448, Q = \data_mem[236]).
Adding EN signal on $memory\data_mem[235]$4180 ($dff) from module memory (D = $memory\data_mem$wrmux[235][1][0]$y$8434, Q = \data_mem[235]).
Adding EN signal on $memory\data_mem[234]$4178 ($dff) from module memory (D = $memory\data_mem$wrmux[234][1][0]$y$8420, Q = \data_mem[234]).
Adding EN signal on $memory\data_mem[233]$4176 ($dff) from module memory (D = $memory\data_mem$wrmux[233][1][0]$y$8406, Q = \data_mem[233]).
Adding EN signal on $memory\data_mem[232]$4174 ($dff) from module memory (D = $memory\data_mem$wrmux[232][1][0]$y$8392, Q = \data_mem[232]).
Adding EN signal on $memory\data_mem[231]$4172 ($dff) from module memory (D = $memory\data_mem$wrmux[231][1][0]$y$8378, Q = \data_mem[231]).
Adding EN signal on $memory\data_mem[230]$4170 ($dff) from module memory (D = $memory\data_mem$wrmux[230][1][0]$y$8364, Q = \data_mem[230]).
Adding EN signal on $memory\data_mem[22]$3754 ($dff) from module memory (D = $memory\data_mem$wrmux[22][1][0]$y$5410, Q = \data_mem[22]).
Adding EN signal on $memory\data_mem[229]$4168 ($dff) from module memory (D = $memory\data_mem$wrmux[229][1][0]$y$8350, Q = \data_mem[229]).
Adding EN signal on $memory\data_mem[228]$4166 ($dff) from module memory (D = $memory\data_mem$wrmux[228][1][0]$y$8336, Q = \data_mem[228]).
Adding EN signal on $memory\data_mem[227]$4164 ($dff) from module memory (D = $memory\data_mem$wrmux[227][1][0]$y$8322, Q = \data_mem[227]).
Adding EN signal on $memory\data_mem[226]$4162 ($dff) from module memory (D = $memory\data_mem$wrmux[226][1][0]$y$8308, Q = \data_mem[226]).
Adding EN signal on $memory\data_mem[225]$4160 ($dff) from module memory (D = $memory\data_mem$wrmux[225][1][0]$y$8294, Q = \data_mem[225]).
Adding EN signal on $memory\data_mem[224]$4158 ($dff) from module memory (D = $memory\data_mem$wrmux[224][1][0]$y$8280, Q = \data_mem[224]).
Adding EN signal on $memory\data_mem[223]$4156 ($dff) from module memory (D = $memory\data_mem$wrmux[223][1][0]$y$8264, Q = \data_mem[223]).
Adding EN signal on $memory\data_mem[222]$4154 ($dff) from module memory (D = $memory\data_mem$wrmux[222][1][0]$y$8250, Q = \data_mem[222]).
Adding EN signal on $memory\data_mem[221]$4152 ($dff) from module memory (D = $memory\data_mem$wrmux[221][1][0]$y$8236, Q = \data_mem[221]).
Adding EN signal on $memory\data_mem[220]$4150 ($dff) from module memory (D = $memory\data_mem$wrmux[220][1][0]$y$8222, Q = \data_mem[220]).
Adding EN signal on $memory\data_mem[21]$3752 ($dff) from module memory (D = $memory\data_mem$wrmux[21][1][0]$y$5396, Q = \data_mem[21]).
Adding EN signal on $memory\data_mem[219]$4148 ($dff) from module memory (D = $memory\data_mem$wrmux[219][1][0]$y$8208, Q = \data_mem[219]).
Adding EN signal on $memory\data_mem[218]$4146 ($dff) from module memory (D = $memory\data_mem$wrmux[218][1][0]$y$8194, Q = \data_mem[218]).
Adding EN signal on $memory\data_mem[217]$4144 ($dff) from module memory (D = $memory\data_mem$wrmux[217][1][0]$y$8180, Q = \data_mem[217]).
Adding EN signal on $memory\data_mem[216]$4142 ($dff) from module memory (D = $memory\data_mem$wrmux[216][1][0]$y$8166, Q = \data_mem[216]).
Adding EN signal on $memory\data_mem[215]$4140 ($dff) from module memory (D = $memory\data_mem$wrmux[215][1][0]$y$8152, Q = \data_mem[215]).
Adding EN signal on $memory\data_mem[214]$4138 ($dff) from module memory (D = $memory\data_mem$wrmux[214][1][0]$y$8138, Q = \data_mem[214]).
Adding EN signal on $memory\data_mem[213]$4136 ($dff) from module memory (D = $memory\data_mem$wrmux[213][1][0]$y$8124, Q = \data_mem[213]).
Adding EN signal on $memory\data_mem[212]$4134 ($dff) from module memory (D = $memory\data_mem$wrmux[212][1][0]$y$8110, Q = \data_mem[212]).
Adding EN signal on $memory\data_mem[211]$4132 ($dff) from module memory (D = $memory\data_mem$wrmux[211][1][0]$y$8096, Q = \data_mem[211]).
Adding EN signal on $memory\data_mem[210]$4130 ($dff) from module memory (D = $memory\data_mem$wrmux[210][1][0]$y$8082, Q = \data_mem[210]).
Adding EN signal on $memory\data_mem[20]$3750 ($dff) from module memory (D = $memory\data_mem$wrmux[20][1][0]$y$5382, Q = \data_mem[20]).
Adding EN signal on $memory\data_mem[209]$4128 ($dff) from module memory (D = $memory\data_mem$wrmux[209][1][0]$y$8068, Q = \data_mem[209]).
Adding EN signal on $memory\data_mem[208]$4126 ($dff) from module memory (D = $memory\data_mem$wrmux[208][1][0]$y$8054, Q = \data_mem[208]).
Adding EN signal on $memory\data_mem[207]$4124 ($dff) from module memory (D = $memory\data_mem$wrmux[207][1][0]$y$8038, Q = \data_mem[207]).
Adding EN signal on $memory\data_mem[206]$4122 ($dff) from module memory (D = $memory\data_mem$wrmux[206][1][0]$y$8024, Q = \data_mem[206]).
Adding EN signal on $memory\data_mem[205]$4120 ($dff) from module memory (D = $memory\data_mem$wrmux[205][1][0]$y$8010, Q = \data_mem[205]).
Adding EN signal on $memory\data_mem[204]$4118 ($dff) from module memory (D = $memory\data_mem$wrmux[204][1][0]$y$7996, Q = \data_mem[204]).
Adding EN signal on $memory\data_mem[203]$4116 ($dff) from module memory (D = $memory\data_mem$wrmux[203][1][0]$y$7982, Q = \data_mem[203]).
Adding EN signal on $memory\data_mem[202]$4114 ($dff) from module memory (D = $memory\data_mem$wrmux[202][1][0]$y$7968, Q = \data_mem[202]).
Adding EN signal on $memory\data_mem[201]$4112 ($dff) from module memory (D = $memory\data_mem$wrmux[201][1][0]$y$7954, Q = \data_mem[201]).
Adding EN signal on $memory\data_mem[200]$4110 ($dff) from module memory (D = $memory\data_mem$wrmux[200][1][0]$y$7940, Q = \data_mem[200]).
Adding EN signal on $memory\data_mem[1]$3712 ($dff) from module memory (D = $memory\data_mem$wrmux[1][1][0]$y$5066, Q = \data_mem[1]).
Adding EN signal on $memory\data_mem[19]$3748 ($dff) from module memory (D = $memory\data_mem$wrmux[19][1][0]$y$5368, Q = \data_mem[19]).
Adding EN signal on $memory\data_mem[199]$4108 ($dff) from module memory (D = $memory\data_mem$wrmux[199][1][0]$y$7926, Q = \data_mem[199]).
Adding EN signal on $memory\data_mem[198]$4106 ($dff) from module memory (D = $memory\data_mem$wrmux[198][1][0]$y$7912, Q = \data_mem[198]).
Adding EN signal on $memory\data_mem[197]$4104 ($dff) from module memory (D = $memory\data_mem$wrmux[197][1][0]$y$7898, Q = \data_mem[197]).
Adding EN signal on $memory\data_mem[196]$4102 ($dff) from module memory (D = $memory\data_mem$wrmux[196][1][0]$y$7884, Q = \data_mem[196]).
Adding EN signal on $memory\data_mem[195]$4100 ($dff) from module memory (D = $memory\data_mem$wrmux[195][1][0]$y$7870, Q = \data_mem[195]).
Adding EN signal on $memory\data_mem[194]$4098 ($dff) from module memory (D = $memory\data_mem$wrmux[194][1][0]$y$7856, Q = \data_mem[194]).
Adding EN signal on $memory\data_mem[193]$4096 ($dff) from module memory (D = $memory\data_mem$wrmux[193][1][0]$y$7842, Q = \data_mem[193]).
Adding EN signal on $memory\data_mem[192]$4094 ($dff) from module memory (D = $memory\data_mem$wrmux[192][1][0]$y$7828, Q = \data_mem[192]).
Adding EN signal on $memory\data_mem[191]$4092 ($dff) from module memory (D = $memory\data_mem$wrmux[191][1][0]$y$7810, Q = \data_mem[191]).
Adding EN signal on $memory\data_mem[190]$4090 ($dff) from module memory (D = $memory\data_mem$wrmux[190][1][0]$y$7796, Q = \data_mem[190]).
Adding EN signal on $memory\data_mem[18]$3746 ($dff) from module memory (D = $memory\data_mem$wrmux[18][1][0]$y$5354, Q = \data_mem[18]).
Adding EN signal on $memory\data_mem[189]$4088 ($dff) from module memory (D = $memory\data_mem$wrmux[189][1][0]$y$7782, Q = \data_mem[189]).
Adding EN signal on $memory\data_mem[188]$4086 ($dff) from module memory (D = $memory\data_mem$wrmux[188][1][0]$y$7768, Q = \data_mem[188]).
Adding EN signal on $memory\data_mem[187]$4084 ($dff) from module memory (D = $memory\data_mem$wrmux[187][1][0]$y$7754, Q = \data_mem[187]).
Adding EN signal on $memory\data_mem[186]$4082 ($dff) from module memory (D = $memory\data_mem$wrmux[186][1][0]$y$7740, Q = \data_mem[186]).
Adding EN signal on $memory\data_mem[185]$4080 ($dff) from module memory (D = $memory\data_mem$wrmux[185][1][0]$y$7726, Q = \data_mem[185]).
Adding EN signal on $memory\data_mem[184]$4078 ($dff) from module memory (D = $memory\data_mem$wrmux[184][1][0]$y$7712, Q = \data_mem[184]).
Adding EN signal on $memory\data_mem[183]$4076 ($dff) from module memory (D = $memory\data_mem$wrmux[183][1][0]$y$7698, Q = \data_mem[183]).
Adding EN signal on $memory\data_mem[182]$4074 ($dff) from module memory (D = $memory\data_mem$wrmux[182][1][0]$y$7684, Q = \data_mem[182]).
Adding EN signal on $memory\data_mem[181]$4072 ($dff) from module memory (D = $memory\data_mem$wrmux[181][1][0]$y$7670, Q = \data_mem[181]).
Adding EN signal on $memory\data_mem[180]$4070 ($dff) from module memory (D = $memory\data_mem$wrmux[180][1][0]$y$7656, Q = \data_mem[180]).
Adding EN signal on $memory\data_mem[17]$3744 ($dff) from module memory (D = $memory\data_mem$wrmux[17][1][0]$y$5340, Q = \data_mem[17]).
Adding EN signal on $memory\data_mem[179]$4068 ($dff) from module memory (D = $memory\data_mem$wrmux[179][1][0]$y$7642, Q = \data_mem[179]).
Adding EN signal on $memory\data_mem[178]$4066 ($dff) from module memory (D = $memory\data_mem$wrmux[178][1][0]$y$7628, Q = \data_mem[178]).
Adding EN signal on $memory\data_mem[177]$4064 ($dff) from module memory (D = $memory\data_mem$wrmux[177][1][0]$y$7614, Q = \data_mem[177]).
Adding EN signal on $memory\data_mem[176]$4062 ($dff) from module memory (D = $memory\data_mem$wrmux[176][1][0]$y$7600, Q = \data_mem[176]).
Adding EN signal on $memory\data_mem[175]$4060 ($dff) from module memory (D = $memory\data_mem$wrmux[175][1][0]$y$7584, Q = \data_mem[175]).
Adding EN signal on $memory\data_mem[174]$4058 ($dff) from module memory (D = $memory\data_mem$wrmux[174][1][0]$y$7570, Q = \data_mem[174]).
Adding EN signal on $memory\data_mem[173]$4056 ($dff) from module memory (D = $memory\data_mem$wrmux[173][1][0]$y$7556, Q = \data_mem[173]).
Adding EN signal on $memory\data_mem[172]$4054 ($dff) from module memory (D = $memory\data_mem$wrmux[172][1][0]$y$7542, Q = \data_mem[172]).
Adding EN signal on $memory\data_mem[171]$4052 ($dff) from module memory (D = $memory\data_mem$wrmux[171][1][0]$y$7528, Q = \data_mem[171]).
Adding EN signal on $memory\data_mem[170]$4050 ($dff) from module memory (D = $memory\data_mem$wrmux[170][1][0]$y$7514, Q = \data_mem[170]).
Adding EN signal on $memory\data_mem[16]$3742 ($dff) from module memory (D = $memory\data_mem$wrmux[16][1][0]$y$5326, Q = \data_mem[16]).
Adding EN signal on $memory\data_mem[169]$4048 ($dff) from module memory (D = $memory\data_mem$wrmux[169][1][0]$y$7500, Q = \data_mem[169]).
Adding EN signal on $memory\data_mem[168]$4046 ($dff) from module memory (D = $memory\data_mem$wrmux[168][1][0]$y$7486, Q = \data_mem[168]).
Adding EN signal on $memory\data_mem[167]$4044 ($dff) from module memory (D = $memory\data_mem$wrmux[167][1][0]$y$7472, Q = \data_mem[167]).
Adding EN signal on $memory\data_mem[166]$4042 ($dff) from module memory (D = $memory\data_mem$wrmux[166][1][0]$y$7458, Q = \data_mem[166]).
Adding EN signal on $memory\data_mem[165]$4040 ($dff) from module memory (D = $memory\data_mem$wrmux[165][1][0]$y$7444, Q = \data_mem[165]).
Adding EN signal on $memory\data_mem[164]$4038 ($dff) from module memory (D = $memory\data_mem$wrmux[164][1][0]$y$7430, Q = \data_mem[164]).
Adding EN signal on $memory\data_mem[163]$4036 ($dff) from module memory (D = $memory\data_mem$wrmux[163][1][0]$y$7416, Q = \data_mem[163]).
Adding EN signal on $memory\data_mem[162]$4034 ($dff) from module memory (D = $memory\data_mem$wrmux[162][1][0]$y$7402, Q = \data_mem[162]).
Adding EN signal on $memory\data_mem[161]$4032 ($dff) from module memory (D = $memory\data_mem$wrmux[161][1][0]$y$7388, Q = \data_mem[161]).
Adding EN signal on $memory\data_mem[160]$4030 ($dff) from module memory (D = $memory\data_mem$wrmux[160][1][0]$y$7374, Q = \data_mem[160]).
Adding EN signal on $memory\data_mem[15]$3740 ($dff) from module memory (D = $memory\data_mem$wrmux[15][1][0]$y$5306, Q = \data_mem[15]).
Adding EN signal on $memory\data_mem[159]$4028 ($dff) from module memory (D = $memory\data_mem$wrmux[159][1][0]$y$7358, Q = \data_mem[159]).
Adding EN signal on $memory\data_mem[158]$4026 ($dff) from module memory (D = $memory\data_mem$wrmux[158][1][0]$y$7344, Q = \data_mem[158]).
Adding EN signal on $memory\data_mem[157]$4024 ($dff) from module memory (D = $memory\data_mem$wrmux[157][1][0]$y$7330, Q = \data_mem[157]).
Adding EN signal on $memory\data_mem[156]$4022 ($dff) from module memory (D = $memory\data_mem$wrmux[156][1][0]$y$7316, Q = \data_mem[156]).
Adding EN signal on $memory\data_mem[155]$4020 ($dff) from module memory (D = $memory\data_mem$wrmux[155][1][0]$y$7302, Q = \data_mem[155]).
Adding EN signal on $memory\data_mem[154]$4018 ($dff) from module memory (D = $memory\data_mem$wrmux[154][1][0]$y$7288, Q = \data_mem[154]).
Adding EN signal on $memory\data_mem[153]$4016 ($dff) from module memory (D = $memory\data_mem$wrmux[153][1][0]$y$7274, Q = \data_mem[153]).
Adding EN signal on $memory\data_mem[152]$4014 ($dff) from module memory (D = $memory\data_mem$wrmux[152][1][0]$y$7260, Q = \data_mem[152]).
Adding EN signal on $memory\data_mem[151]$4012 ($dff) from module memory (D = $memory\data_mem$wrmux[151][1][0]$y$7246, Q = \data_mem[151]).
Adding EN signal on $memory\data_mem[150]$4010 ($dff) from module memory (D = $memory\data_mem$wrmux[150][1][0]$y$7232, Q = \data_mem[150]).
Adding EN signal on $memory\data_mem[14]$3738 ($dff) from module memory (D = $memory\data_mem$wrmux[14][1][0]$y$5290, Q = \data_mem[14]).
Adding EN signal on $memory\data_mem[149]$4008 ($dff) from module memory (D = $memory\data_mem$wrmux[149][1][0]$y$7218, Q = \data_mem[149]).
Adding EN signal on $memory\data_mem[148]$4006 ($dff) from module memory (D = $memory\data_mem$wrmux[148][1][0]$y$7204, Q = \data_mem[148]).
Adding EN signal on $memory\data_mem[147]$4004 ($dff) from module memory (D = $memory\data_mem$wrmux[147][1][0]$y$7190, Q = \data_mem[147]).
Adding EN signal on $memory\data_mem[146]$4002 ($dff) from module memory (D = $memory\data_mem$wrmux[146][1][0]$y$7176, Q = \data_mem[146]).
Adding EN signal on $memory\data_mem[145]$4000 ($dff) from module memory (D = $memory\data_mem$wrmux[145][1][0]$y$7162, Q = \data_mem[145]).
Adding EN signal on $memory\data_mem[144]$3998 ($dff) from module memory (D = $memory\data_mem$wrmux[144][1][0]$y$7148, Q = \data_mem[144]).
Adding EN signal on $memory\data_mem[143]$3996 ($dff) from module memory (D = $memory\data_mem$wrmux[143][1][0]$y$7132, Q = \data_mem[143]).
Adding EN signal on $memory\data_mem[142]$3994 ($dff) from module memory (D = $memory\data_mem$wrmux[142][1][0]$y$7118, Q = \data_mem[142]).
Adding EN signal on $memory\data_mem[141]$3992 ($dff) from module memory (D = $memory\data_mem$wrmux[141][1][0]$y$7104, Q = \data_mem[141]).
Adding EN signal on $memory\data_mem[140]$3990 ($dff) from module memory (D = $memory\data_mem$wrmux[140][1][0]$y$7090, Q = \data_mem[140]).
Adding EN signal on $memory\data_mem[13]$3736 ($dff) from module memory (D = $memory\data_mem$wrmux[13][1][0]$y$5274, Q = \data_mem[13]).
Adding EN signal on $memory\data_mem[139]$3988 ($dff) from module memory (D = $memory\data_mem$wrmux[139][1][0]$y$7076, Q = \data_mem[139]).
Adding EN signal on $memory\data_mem[138]$3986 ($dff) from module memory (D = $memory\data_mem$wrmux[138][1][0]$y$7062, Q = \data_mem[138]).
Adding EN signal on $memory\data_mem[137]$3984 ($dff) from module memory (D = $memory\data_mem$wrmux[137][1][0]$y$7048, Q = \data_mem[137]).
Adding EN signal on $memory\data_mem[136]$3982 ($dff) from module memory (D = $memory\data_mem$wrmux[136][1][0]$y$7034, Q = \data_mem[136]).
Adding EN signal on $memory\data_mem[135]$3980 ($dff) from module memory (D = $memory\data_mem$wrmux[135][1][0]$y$7020, Q = \data_mem[135]).
Adding EN signal on $memory\data_mem[134]$3978 ($dff) from module memory (D = $memory\data_mem$wrmux[134][1][0]$y$7006, Q = \data_mem[134]).
Adding EN signal on $memory\data_mem[133]$3976 ($dff) from module memory (D = $memory\data_mem$wrmux[133][1][0]$y$6992, Q = \data_mem[133]).
Adding EN signal on $memory\data_mem[132]$3974 ($dff) from module memory (D = $memory\data_mem$wrmux[132][1][0]$y$6978, Q = \data_mem[132]).
Adding EN signal on $memory\data_mem[131]$3972 ($dff) from module memory (D = $memory\data_mem$wrmux[131][1][0]$y$6964, Q = \data_mem[131]).
Adding EN signal on $memory\data_mem[130]$3970 ($dff) from module memory (D = $memory\data_mem$wrmux[130][1][0]$y$6950, Q = \data_mem[130]).
Adding EN signal on $memory\data_mem[12]$3734 ($dff) from module memory (D = $memory\data_mem$wrmux[12][1][0]$y$5258, Q = \data_mem[12]).
Adding EN signal on $memory\data_mem[129]$3968 ($dff) from module memory (D = $memory\data_mem$wrmux[129][1][0]$y$6936, Q = \data_mem[129]).
Adding EN signal on $memory\data_mem[128]$3966 ($dff) from module memory (D = $memory\data_mem$wrmux[128][1][0]$y$6922, Q = \data_mem[128]).
Adding EN signal on $memory\data_mem[127]$3964 ($dff) from module memory (D = $memory\data_mem$wrmux[127][1][0]$y$6902, Q = \data_mem[127]).
Adding EN signal on $memory\data_mem[126]$3962 ($dff) from module memory (D = $memory\data_mem$wrmux[126][1][0]$y$6888, Q = \data_mem[126]).
Adding EN signal on $memory\data_mem[125]$3960 ($dff) from module memory (D = $memory\data_mem$wrmux[125][1][0]$y$6874, Q = \data_mem[125]).
Adding EN signal on $memory\data_mem[124]$3958 ($dff) from module memory (D = $memory\data_mem$wrmux[124][1][0]$y$6860, Q = \data_mem[124]).
Adding EN signal on $memory\data_mem[123]$3956 ($dff) from module memory (D = $memory\data_mem$wrmux[123][1][0]$y$6846, Q = \data_mem[123]).
Adding EN signal on $memory\data_mem[122]$3954 ($dff) from module memory (D = $memory\data_mem$wrmux[122][1][0]$y$6832, Q = \data_mem[122]).
Adding EN signal on $memory\data_mem[121]$3952 ($dff) from module memory (D = $memory\data_mem$wrmux[121][1][0]$y$6818, Q = \data_mem[121]).
Adding EN signal on $memory\data_mem[120]$3950 ($dff) from module memory (D = $memory\data_mem$wrmux[120][1][0]$y$6804, Q = \data_mem[120]).
Adding EN signal on $memory\data_mem[11]$3732 ($dff) from module memory (D = $memory\data_mem$wrmux[11][1][0]$y$5240, Q = \data_mem[11]).
Adding EN signal on $memory\data_mem[119]$3948 ($dff) from module memory (D = $memory\data_mem$wrmux[119][1][0]$y$6790, Q = \data_mem[119]).
Adding EN signal on $memory\data_mem[118]$3946 ($dff) from module memory (D = $memory\data_mem$wrmux[118][1][0]$y$6776, Q = \data_mem[118]).
Adding EN signal on $memory\data_mem[117]$3944 ($dff) from module memory (D = $memory\data_mem$wrmux[117][1][0]$y$6762, Q = \data_mem[117]).
Adding EN signal on $memory\data_mem[116]$3942 ($dff) from module memory (D = $memory\data_mem$wrmux[116][1][0]$y$6748, Q = \data_mem[116]).
Adding EN signal on $memory\data_mem[115]$3940 ($dff) from module memory (D = $memory\data_mem$wrmux[115][1][0]$y$6734, Q = \data_mem[115]).
Adding EN signal on $memory\data_mem[114]$3938 ($dff) from module memory (D = $memory\data_mem$wrmux[114][1][0]$y$6720, Q = \data_mem[114]).
Adding EN signal on $memory\data_mem[113]$3936 ($dff) from module memory (D = $memory\data_mem$wrmux[113][1][0]$y$6706, Q = \data_mem[113]).
Adding EN signal on $memory\data_mem[112]$3934 ($dff) from module memory (D = $memory\data_mem$wrmux[112][1][0]$y$6692, Q = \data_mem[112]).
Adding EN signal on $memory\data_mem[111]$3932 ($dff) from module memory (D = $memory\data_mem$wrmux[111][1][0]$y$6676, Q = \data_mem[111]).
Adding EN signal on $memory\data_mem[110]$3930 ($dff) from module memory (D = $memory\data_mem$wrmux[110][1][0]$y$6662, Q = \data_mem[110]).
Adding EN signal on $memory\data_mem[10]$3730 ($dff) from module memory (D = $memory\data_mem$wrmux[10][1][0]$y$5224, Q = \data_mem[10]).
Adding EN signal on $memory\data_mem[109]$3928 ($dff) from module memory (D = $memory\data_mem$wrmux[109][1][0]$y$6648, Q = \data_mem[109]).
Adding EN signal on $memory\data_mem[108]$3926 ($dff) from module memory (D = $memory\data_mem$wrmux[108][1][0]$y$6634, Q = \data_mem[108]).
Adding EN signal on $memory\data_mem[107]$3924 ($dff) from module memory (D = $memory\data_mem$wrmux[107][1][0]$y$6620, Q = \data_mem[107]).
Adding EN signal on $memory\data_mem[106]$3922 ($dff) from module memory (D = $memory\data_mem$wrmux[106][1][0]$y$6606, Q = \data_mem[106]).
Adding EN signal on $memory\data_mem[105]$3920 ($dff) from module memory (D = $memory\data_mem$wrmux[105][1][0]$y$6592, Q = \data_mem[105]).
Adding EN signal on $memory\data_mem[104]$3918 ($dff) from module memory (D = $memory\data_mem$wrmux[104][1][0]$y$6578, Q = \data_mem[104]).
Adding EN signal on $memory\data_mem[103]$3916 ($dff) from module memory (D = $memory\data_mem$wrmux[103][1][0]$y$6564, Q = \data_mem[103]).
Adding EN signal on $memory\data_mem[102]$3914 ($dff) from module memory (D = $memory\data_mem$wrmux[102][1][0]$y$6550, Q = \data_mem[102]).
Adding EN signal on $memory\data_mem[101]$3912 ($dff) from module memory (D = $memory\data_mem$wrmux[101][1][0]$y$6536, Q = \data_mem[101]).
Adding EN signal on $memory\data_mem[100]$3910 ($dff) from module memory (D = $memory\data_mem$wrmux[100][1][0]$y$6522, Q = \data_mem[100]).
Adding EN signal on $memory\data_mem[0]$3710 ($dff) from module memory (D = $memory\data_mem$wrmux[0][1][0]$y$5046, Q = \data_mem[0]).
Adding EN signal on $memory\Registers[9]$8735 ($dff) from module reg_file (D = $memory\Registers$wrmux[9][1][0]$y$9184, Q = \Registers[9]).
Adding EN signal on $memory\Registers[8]$8733 ($dff) from module reg_file (D = $memory\Registers$wrmux[8][1][0]$y$9168, Q = \Registers[8]).
Adding EN signal on $memory\Registers[7]$8731 ($dff) from module reg_file (D = $memory\Registers$wrmux[7][1][0]$y$9148, Q = \Registers[7]).
Adding EN signal on $memory\Registers[6]$8729 ($dff) from module reg_file (D = $memory\Registers$wrmux[6][1][0]$y$9132, Q = \Registers[6]).
Adding EN signal on $memory\Registers[5]$8727 ($dff) from module reg_file (D = $memory\Registers$wrmux[5][1][0]$y$9116, Q = \Registers[5]).
Adding EN signal on $memory\Registers[4]$8725 ($dff) from module reg_file (D = $memory\Registers$wrmux[4][1][0]$y$9100, Q = \Registers[4]).
Adding EN signal on $memory\Registers[3]$8723 ($dff) from module reg_file (D = $memory\Registers$wrmux[3][1][0]$y$9080, Q = \Registers[3]).
Adding EN signal on $memory\Registers[31]$8779 ($dff) from module reg_file (D = $memory\Registers$wrmux[31][1][0]$y$9512, Q = \Registers[31]).
Adding EN signal on $memory\Registers[30]$8777 ($dff) from module reg_file (D = $memory\Registers$wrmux[30][1][0]$y$9498, Q = \Registers[30]).
Adding EN signal on $memory\Registers[2]$8721 ($dff) from module reg_file (D = $memory\Registers$wrmux[2][1][0]$y$9062, Q = \Registers[2]).
Adding EN signal on $memory\Registers[29]$8775 ($dff) from module reg_file (D = $memory\Registers$wrmux[29][1][0]$y$9484, Q = \Registers[29]).
Adding EN signal on $memory\Registers[28]$8773 ($dff) from module reg_file (D = $memory\Registers$wrmux[28][1][0]$y$9470, Q = \Registers[28]).
Adding EN signal on $memory\Registers[27]$8771 ($dff) from module reg_file (D = $memory\Registers$wrmux[27][1][0]$y$9456, Q = \Registers[27]).
Adding EN signal on $memory\Registers[26]$8769 ($dff) from module reg_file (D = $memory\Registers$wrmux[26][1][0]$y$9442, Q = \Registers[26]).
Adding EN signal on $memory\Registers[25]$8767 ($dff) from module reg_file (D = $memory\Registers$wrmux[25][1][0]$y$9428, Q = \Registers[25]).
Adding EN signal on $memory\Registers[24]$8765 ($dff) from module reg_file (D = $memory\Registers$wrmux[24][1][0]$y$9414, Q = \Registers[24]).
Adding EN signal on $memory\Registers[23]$8763 ($dff) from module reg_file (D = $memory\Registers$wrmux[23][1][0]$y$9400, Q = \Registers[23]).
Adding EN signal on $memory\Registers[22]$8761 ($dff) from module reg_file (D = $memory\Registers$wrmux[22][1][0]$y$9386, Q = \Registers[22]).
Adding EN signal on $memory\Registers[21]$8759 ($dff) from module reg_file (D = $memory\Registers$wrmux[21][1][0]$y$9372, Q = \Registers[21]).
Adding EN signal on $memory\Registers[20]$8757 ($dff) from module reg_file (D = $memory\Registers$wrmux[20][1][0]$y$9358, Q = \Registers[20]).
Adding EN signal on $memory\Registers[1]$8719 ($dff) from module reg_file (D = $memory\Registers$wrmux[1][1][0]$y$9042, Q = \Registers[1]).
Adding EN signal on $memory\Registers[19]$8755 ($dff) from module reg_file (D = $memory\Registers$wrmux[19][1][0]$y$9344, Q = \Registers[19]).
Adding EN signal on $memory\Registers[18]$8753 ($dff) from module reg_file (D = $memory\Registers$wrmux[18][1][0]$y$9330, Q = \Registers[18]).
Adding EN signal on $memory\Registers[17]$8751 ($dff) from module reg_file (D = $memory\Registers$wrmux[17][1][0]$y$9316, Q = \Registers[17]).
Adding EN signal on $memory\Registers[16]$8749 ($dff) from module reg_file (D = $memory\Registers$wrmux[16][1][0]$y$9302, Q = \Registers[16]).
Adding EN signal on $memory\Registers[15]$8747 ($dff) from module reg_file (D = $memory\Registers$wrmux[15][1][0]$y$9282, Q = \Registers[15]).
Adding EN signal on $memory\Registers[14]$8745 ($dff) from module reg_file (D = $memory\Registers$wrmux[14][1][0]$y$9266, Q = \Registers[14]).
Adding EN signal on $memory\Registers[13]$8743 ($dff) from module reg_file (D = $memory\Registers$wrmux[13][1][0]$y$9250, Q = \Registers[13]).
Adding EN signal on $memory\Registers[12]$8741 ($dff) from module reg_file (D = $memory\Registers$wrmux[12][1][0]$y$9234, Q = \Registers[12]).
Adding EN signal on $memory\Registers[11]$8739 ($dff) from module reg_file (D = $memory\Registers$wrmux[11][1][0]$y$9216, Q = \Registers[11]).
Adding EN signal on $memory\Registers[10]$8737 ($dff) from module reg_file (D = $memory\Registers$wrmux[10][1][0]$y$9200, Q = \Registers[10]).
Adding EN signal on $memory\Registers[0]$8717 ($dff) from module reg_file (D = $memory\Registers$wrmux[0][1][0]$y$9022, Q = \Registers[0]).

28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
<suppressed ~256 debug messages>
Optimizing module pc.
Optimizing module reg_file.
<suppressed ~32 debug messages>

28.16. Rerunning OPT passes. (Maybe there is more to do..)

28.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~310 debug messages>

28.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

28.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
<suppressed ~765 debug messages>
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
<suppressed ~93 debug messages>
Removed a total of 286 cells.

28.20. Executing OPT_DFF pass (perform DFF optimizations).

28.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 0 unused cells and 286 unused wires.
<suppressed ~2 debug messages>

28.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

28.23. Rerunning OPT passes. (Maybe there is more to do..)

28.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

28.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

28.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

28.27. Executing OPT_DFF pass (perform DFF optimizations).

28.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

28.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

28.30. Finished OPT passes. (There is nothing left to do.)

29. Executing SYNTH pass.

29.1. Executing HIERARCHY pass (managing design hierarchy).

29.1.1. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \decode
Used module:         \control
Used module:         \imm
Used module:         \reg_file
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         \alu
Used module:         \alu_control
Used module:         $paramod\mux\width=s32'00000000000000000000000000100000
Used module:         $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \branch_unit
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \if_id_reg
Used module:     \mem_wb_reg
Used module:     \memory

29.1.2. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \decode
Used module:         \control
Used module:         \imm
Used module:         \reg_file
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         \alu
Used module:         \alu_control
Used module:         $paramod\mux\width=s32'00000000000000000000000000100000
Used module:         $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \branch_unit
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \if_id_reg
Used module:     \mem_wb_reg
Used module:     \memory
Removed 0 unused modules.

29.2. Executing PROC pass (convert processes to netlists).

29.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

29.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

29.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

29.2.4. Executing PROC_INIT pass (extract init attributes).

29.2.5. Executing PROC_ARST pass (detect async resets in processes).

29.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

29.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

29.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

29.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

29.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

29.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

29.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\adder\WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\mux\width=s32'00000000000000000000000000100000...
Checking module alu...
Checking module alu_control...
Checking module branch_unit...
Checking module control...
Checking module core_pip...
Checking module decode...
Checking module ex_mem_reg...
Checking module execute...
Checking module fetch...
Checking module forwarding_unit...
Checking module hazard_unit...
Checking module id_ex_reg...
Checking module if_id_reg...
Checking module imm...
Checking module inst_mem...
Checking module mem_wb_reg...
Checking module memory...
Checking module pc...
Checking module reg_file...
Found and reported 0 problems.

29.6. Executing OPT pass (performing simple optimizations).

29.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

29.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

29.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.6.6. Executing OPT_DFF pass (perform DFF optimizations).

29.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.6.9. Finished OPT passes. (There is nothing left to do.)

29.7. Executing FSM pass (extract and optimize FSM).

29.7.1. Executing FSM_DETECT pass (finding FSMs in design).

29.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

29.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

29.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

29.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

29.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

29.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

29.8. Executing OPT pass (performing simple optimizations).

29.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

29.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

29.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.8.6. Executing OPT_DFF pass (perform DFF optimizations).

29.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.8.9. Finished OPT passes. (There is nothing left to do.)

29.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from mux cell alu.$ternary$../src/modules/alu.v:17$14 ($mux).
Removed top 31 bits (of 32) from mux cell alu.$ternary$../src/modules/alu.v:18$16 ($mux).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2201_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2202_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2203_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2204_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$2205_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$2206_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$2207_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$ternary$../src/modules/alu.v:17$14_Y.
Removed top 31 bits (of 32) from wire alu.$ternary$../src/modules/alu.v:18$16_Y.
Removed top 1 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][6]$2939 ($mux).
Removed top 3 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][3]$2930 ($mux).
Removed top 2 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][2]$2927 ($mux).
Removed top 3 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][1]$2924 ($mux).
Removed top 1 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][0]$2921 ($mux).
Removed top 1 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][3]$2918 ($mux).
Removed top 1 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][1]$2912 ($mux).
Removed top 1 bits (of 2) from port B of cell alu_control.$procmux$2216_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][4]$2933 ($mux).
Removed top 1 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$b$2905.
Removed top 1 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$b$2908.
Removed top 1 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][0]$a$2910.
Removed top 3 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][0]$b$2911.
Removed top 2 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][1]$a$2913.
Removed top 3 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][1]$b$2914.
Removed top 3 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][2]$a$2916.
Removed top 1 bits (of 4) from wire alu_control.$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][3]$a$2919.
Removed top 2 bits (of 3) from port B of cell branch_unit.$procmux$2044_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell control.$procmux$2189_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell control.$procmux$2192_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell control.$procmux$2193_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell control.$procmux$2194_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell control.$procmux$2195_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell execute.$procmux$2031_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell execute.$procmux$2035_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell imm.$procmux$2183_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell imm.$procmux$2183_CMP1 ($eq).
Removed top 1 bits (of 7) from port B of cell imm.$procmux$2185_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell imm.$procmux$2186_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell imm.$procmux$2186_CMP1 ($eq).
Removed top 2 bits (of 11) from mux cell inst_mem.$memory\I_Mem$rdmux[0][7][2]$3332 ($mux).
Removed top 2 bits (of 11) from wire inst_mem.$memory\I_Mem$rdmux[0][6][1]$a$3138.

29.10. Executing PEEPOPT pass (run peephole optimizers).

29.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 0 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

29.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000:
  creating $macc model for $add$../src/modules/adder.v:8$1072 ($add).
  creating $alu model for $macc $add$../src/modules/adder.v:8$1072.
  creating $alu cell for $add$../src/modules/adder.v:8$1072: $auto$alumacc.cc:485:replace_alu$10388
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\mux\width=s32'00000000000000000000000000100000:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$../src/modules/alu.v:20$17 ($add).
  creating $macc model for $sub$../src/modules/alu.v:10$6 ($sub).
  creating $alu model for $macc $sub$../src/modules/alu.v:10$6.
  creating $alu model for $macc $add$../src/modules/alu.v:20$17.
  creating $alu model for $lt$../src/modules/alu.v:17$13 ($lt): new $alu
  creating $alu model for $lt$../src/modules/alu.v:18$15 ($lt): new $alu
  creating $alu cell for $lt$../src/modules/alu.v:18$15: $auto$alumacc.cc:485:replace_alu$10393
  creating $alu cell for $lt$../src/modules/alu.v:17$13: $auto$alumacc.cc:485:replace_alu$10404
  creating $alu cell for $add$../src/modules/alu.v:20$17: $auto$alumacc.cc:485:replace_alu$10417
  creating $alu cell for $sub$../src/modules/alu.v:10$6: $auto$alumacc.cc:485:replace_alu$10420
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_unit:
  creating $alu model for $ge$../src/modules/branch_unit.v:21$244 ($ge): new $alu
  creating $alu model for $ge$../src/modules/branch_unit.v:23$246 ($ge): new $alu
  creating $alu model for $lt$../src/modules/branch_unit.v:20$243 ($lt): merged with $ge$../src/modules/branch_unit.v:21$244.
  creating $alu model for $lt$../src/modules/branch_unit.v:22$245 ($lt): merged with $ge$../src/modules/branch_unit.v:23$246.
  creating $alu model for $eq$../src/modules/branch_unit.v:18$241 ($eq): merged with $ge$../src/modules/branch_unit.v:23$246.
  creating $alu model for $ne$../src/modules/branch_unit.v:19$242 ($ne): merged with $ge$../src/modules/branch_unit.v:23$246.
  creating $alu cell for $ge$../src/modules/branch_unit.v:23$246, $lt$../src/modules/branch_unit.v:22$245, $eq$../src/modules/branch_unit.v:18$241, $ne$../src/modules/branch_unit.v:19$242: $auto$alumacc.cc:485:replace_alu$10425
  creating $alu cell for $ge$../src/modules/branch_unit.v:21$244, $lt$../src/modules/branch_unit.v:20$243: $auto$alumacc.cc:485:replace_alu$10440
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module core_pip:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module decode:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ex_mem_reg:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module execute:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fetch:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module forwarding_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module hazard_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_ex_reg:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module if_id_reg:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module imm:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module inst_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mem_wb_reg:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pc:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module reg_file:
  created 0 $alu and 0 $macc cells.

29.13. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$../src/modules/alu.v:16$12 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$2201_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$../src/modules/alu.v:15$11 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$2202_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$../src/modules/alu.v:14$10 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$2203_CMP.
    No candidates found.

29.14. Executing OPT pass (performing simple optimizations).

29.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
<suppressed ~2 debug messages>
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

29.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

29.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
<suppressed ~3 debug messages>
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 1 cells.

29.14.6. Executing OPT_DFF pass (perform DFF optimizations).

29.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 2 unused cells and 11 unused wires.
<suppressed ~5 debug messages>

29.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.14.9. Rerunning OPT passes. (Maybe there is more to do..)

29.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

29.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

29.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.14.13. Executing OPT_DFF pass (perform DFF optimizations).

29.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.14.16. Finished OPT passes. (There is nothing left to do.)

29.15. Executing MEMORY pass.

29.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

29.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

29.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

29.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

29.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

29.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

29.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

29.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

29.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.17. Executing OPT pass (performing simple optimizations).

29.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
<suppressed ~2 debug messages>
Optimizing module alu_control.
<suppressed ~3 debug messages>
Optimizing module branch_unit.
<suppressed ~1 debug messages>
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
<suppressed ~6 debug messages>
Optimizing module mem_wb_reg.
Optimizing module memory.
<suppressed ~7 debug messages>
Optimizing module pc.
Optimizing module reg_file.
<suppressed ~7 debug messages>

29.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$10005 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[182], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10014 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[17], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10017 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[179], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10002 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[183], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10011 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[180], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10008 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[181], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10020 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[178], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9999 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[184], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9996 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[185], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9993 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[186], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9990 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[187], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9987 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[188], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9984 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[189], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9981 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[18], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9978 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[190], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9975 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[191], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9972 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[192], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9969 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[193], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9966 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[194], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9963 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[195], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9960 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[196], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9957 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[197], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9954 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[198], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9951 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[199], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9948 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[19], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9945 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9942 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[200], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9939 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[201], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9936 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[202], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9933 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[203], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9930 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[204], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9927 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[205], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9924 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[206], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9921 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[207], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9918 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[208], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9915 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[209], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9912 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[20], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9909 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[210], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9906 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[211], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9903 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[212], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9900 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[213], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9897 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[214], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9894 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[215], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9891 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[216], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9888 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[217], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9885 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[218], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9882 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[219], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9879 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[21], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9876 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[220], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9873 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[221], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9870 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[222], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9867 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[223], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9864 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[224], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9861 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[225], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9858 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[226], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9855 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[227], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9852 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[228], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9849 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[229], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9846 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[22], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9843 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[230], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9840 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[231], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9837 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[232], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9834 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[233], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9831 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[234], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9828 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[235], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9825 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[236], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9822 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[237], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9819 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[238], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9816 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[239], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9813 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[23], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9810 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[240], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9807 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[241], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9804 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[242], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9801 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[243], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9798 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[244], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9795 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[245], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9792 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[246], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9789 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[247], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9786 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[248], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9783 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[249], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9780 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[24], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9777 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[250], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9774 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[251], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9771 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[252], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9768 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[253], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9765 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[254], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9762 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[255], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9759 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[25], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9756 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[26], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9753 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[27], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9750 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[28], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9747 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[29], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9744 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9741 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[30], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9738 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[31], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9735 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[32], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9732 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[33], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9729 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[34], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9726 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[35], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9723 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[36], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9720 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[37], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9717 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[38], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9714 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[39], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9711 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9708 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[40], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9705 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[41], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9702 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[42], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9699 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[43], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9696 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[44], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9693 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[45], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9690 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[46], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9687 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[47], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9684 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[48], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9681 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[49], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9678 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9675 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[50], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9672 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[51], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9669 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[52], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9666 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[53], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9663 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[54], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9660 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[55], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9657 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[56], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9654 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[57], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9651 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[58], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9648 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[59], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9645 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9642 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[60], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9639 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[61], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9636 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[62], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9633 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[63], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9630 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[64], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9627 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[65], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9624 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[66], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9621 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[67], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9618 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[68], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9615 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[69], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9612 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9609 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[70], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9606 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[71], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9603 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[72], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9600 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[73], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9597 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[74], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9594 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[75], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9591 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[76], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9588 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[77], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9585 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[78], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9582 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[79], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9579 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9576 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[80], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9573 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[81], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9570 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[82], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9567 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[83], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9564 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[84], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9561 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[85], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9558 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[86], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9555 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[87], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9552 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[88], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9549 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[89], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9546 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9543 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[90], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9540 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[91], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9537 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[92], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9534 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[93], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9531 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[94], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9528 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[95], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9525 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[96], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9522 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[97], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9519 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[98], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9516 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[99], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$9513 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[9], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10278 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10275 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[100], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10272 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[101], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10269 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[102], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10266 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[103], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10263 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[104], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10260 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[105], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10257 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[106], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10254 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[107], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10251 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[108], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10248 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[109], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10245 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10242 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[110], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10239 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[111], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10236 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[112], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10233 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[113], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10230 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[114], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10227 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[115], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10224 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[116], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10221 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[117], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10218 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[118], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10215 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[119], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10212 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[11], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10209 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[120], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10206 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[121], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10203 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[122], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10200 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[123], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10197 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[124], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10194 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[125], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10191 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[126], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10188 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[127], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10185 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[128], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10182 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[129], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10179 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[12], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10176 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[130], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10173 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[131], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10170 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[132], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10167 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[133], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10164 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[134], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10161 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[135], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10158 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[136], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10155 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[137], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10152 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[138], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10149 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[139], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10146 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10143 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[140], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10140 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[141], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10137 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[142], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10134 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[143], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10131 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[144], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10128 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[145], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10125 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[146], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10122 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[147], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10119 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[148], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10116 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[149], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10113 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10110 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[150], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10107 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[151], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10104 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[152], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10101 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[153], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10098 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[154], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10095 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[155], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10092 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[156], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10089 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[157], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10086 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[158], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10083 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[159], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10080 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10077 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[160], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10074 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[161], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10071 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[162], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10068 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[163], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10065 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[164], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10062 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[165], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10059 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[166], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10056 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[167], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10053 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[168], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10050 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[169], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10047 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[16], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10044 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[170], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10041 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[171], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10038 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[172], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10035 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[173], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10032 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[174], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10029 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[175], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10026 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[176], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10023 ($dffe) from module memory (D = $0$memwr$\data_mem$../src/stages/memory.v:36$505_DATA[31:0]$764, Q = \data_mem[177], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10296 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10293 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10290 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10287 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10284 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10281 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[9], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10299 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10374 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10371 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10368 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[11], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10365 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[12], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10362 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10359 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10356 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10353 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[16], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10350 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[17], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10347 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[18], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10344 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[19], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10341 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10338 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[20], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10335 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[21], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10332 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[22], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10329 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[23], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10326 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[24], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10323 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[25], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10320 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[26], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10317 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[27], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10314 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[28], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10311 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[29], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10308 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10305 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[30], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10302 ($dffe) from module reg_file (D = $0$memwr$\Registers$../src/modules/reg_file.v:62$92_DATA[31:0]$127, Q = \Registers[31], rval = 0).

29.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 289 unused cells and 310 unused wires.
<suppressed ~293 debug messages>

29.17.5. Rerunning OPT passes. (Removed registers in this run.)

29.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.17.8. Executing OPT_DFF pass (perform DFF optimizations).

29.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.17.10. Finished fast OPT passes.

29.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

29.19. Executing OPT pass (performing simple optimizations).

29.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

29.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][2]$2915:
      Old ports: A={ 3'000 $auto$wreduce.cc:461:run$10384 [0] }, B=4'0000, Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907
      New ports: A=$auto$wreduce.cc:461:run$10384 [0], B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][0]$2921:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:461:run$10381 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$10381 [0]
      New connections: $auto$wreduce.cc:461:run$10381 [2:1] = { $auto$wreduce.cc:461:run$10381 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][2]$2927:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:461:run$10383 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$10383 [1]
      New connections: $auto$wreduce.cc:461:run$10383 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][3][6]$2939:
      Old ports: A=3'000, B=3'111, Y=$auto$wreduce.cc:461:run$10386 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$10386 [0]
      New connections: $auto$wreduce.cc:461:run$10386 [2:1] = { $auto$wreduce.cc:461:run$10386 [0] $auto$wreduce.cc:461:run$10386 [0] }
  Optimizing cells in module \alu_control.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$2906:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907, B={ 1'0 $auto$wreduce.cc:461:run$10380 [2:0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907 [0] }, B=$auto$wreduce.cc:461:run$10380 [2:0], Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902 [2:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902 [3] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][0]$2909:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$10381 [2:0] }, B={ 3'100 \funct3 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904
      New ports: A={ 1'0 $auto$wreduce.cc:461:run$10381 [0] $auto$wreduce.cc:461:run$10381 [0] }, B={ 2'10 \funct3 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [3:2] $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][3]$2918:
      Old ports: A=$auto$wreduce.cc:461:run$10386 [2:0], B=3'000, Y=$auto$wreduce.cc:461:run$10380 [2:0]
      New ports: A=$auto$wreduce.cc:461:run$10386 [0], B=1'0, Y=$auto$wreduce.cc:461:run$10380 [0]
      New connections: $auto$wreduce.cc:461:run$10380 [2:1] = { $auto$wreduce.cc:461:run$10380 [0] $auto$wreduce.cc:461:run$10380 [0] }
  Optimizing cells in module \alu_control.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$2906:
      Old ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907 [0] }, B=$auto$wreduce.cc:461:run$10380 [2:0], Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902 [2:0]
      New ports: A={ 1'0 $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][1]$a$2907 [0] }, B={ $auto$wreduce.cc:461:run$10380 [0] $auto$wreduce.cc:461:run$10380 [0] }, Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902 [2] = $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][0][0]$b$2902 [1]
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
    Consolidated identical input bits for $pmux cell $procmux$2188:
      Old ports: A=8'00000000, B=48'101000101111000010001000000001010010001010100011, Y={ \ALUSrc \MemToReg \RegWrite \MemRead \MemWrite \Branch \ALUOp }
      New ports: A=7'0000000, B=42'110001011100001001000000010101000101100011, Y={ \ALUSrc \RegWrite \MemRead \MemWrite \Branch \ALUOp }
      New connections: \MemToReg = \MemRead
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
    Consolidated identical input bits for $mux cell $procmux$1084:
      Old ports: A=2'00, B=2'10, Y=$1\forwardB[1:0]
      New ports: A=1'0, B=1'1, Y=$1\forwardB[1:0] [1]
      New connections: $1\forwardB[1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$1087:
      Old ports: A=2'00, B=2'10, Y=$1\forwardA[1:0]
      New ports: A=1'0, B=1'1, Y=$1\forwardA[1:0] [1]
      New connections: $1\forwardA[1:0] [0] = 1'0
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
    Consolidated identical input bits for $mux cell $memory\I_Mem$rdmux[0][7][0]$3326:
      Old ports: A=11'00000000101, B=11'10000001001, Y=$memory\I_Mem$rdmux[0][6][0]$a$3135
      New ports: A=2'01, B=2'10, Y=$memory\I_Mem$rdmux[0][6][0]$a$3135 [3:2]
      New connections: { $memory\I_Mem$rdmux[0][6][0]$a$3135 [10:4] $memory\I_Mem$rdmux[0][6][0]$a$3135 [1:0] } = { $memory\I_Mem$rdmux[0][6][0]$a$3135 [3] 8'00000001 }
    Consolidated identical input bits for $mux cell $memory\I_Mem$rdmux[0][7][1]$3329:
      Old ports: A=11'01001010011, B=11'10010100010, Y=$memory\I_Mem$rdmux[0][6][0]$b$3136
      New ports: A=2'01, B=2'10, Y={ $memory\I_Mem$rdmux[0][6][0]$b$3136 [5] $memory\I_Mem$rdmux[0][6][0]$b$3136 [0] }
      New connections: { $memory\I_Mem$rdmux[0][6][0]$b$3136 [10:6] $memory\I_Mem$rdmux[0][6][0]$b$3136 [4:1] } = { $memory\I_Mem$rdmux[0][6][0]$b$3136 [5] $memory\I_Mem$rdmux[0][6][0]$b$3136 [0] 1'0 $memory\I_Mem$rdmux[0][6][0]$b$3136 [5] $memory\I_Mem$rdmux[0][6][0]$b$3136 [0] $memory\I_Mem$rdmux[0][6][0]$b$3136 [0] 3'001 }
    Consolidated identical input bits for $mux cell $memory\I_Mem$rdmux[0][7][2]$3332:
      Old ports: A=9'010110100, B=9'100011001, Y=$auto$wreduce.cc:461:run$10387 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$10387 [2] $auto$wreduce.cc:461:run$10387 [0] }
      New connections: { $auto$wreduce.cc:461:run$10387 [8:3] $auto$wreduce.cc:461:run$10387 [1] } = { $auto$wreduce.cc:461:run$10387 [0] $auto$wreduce.cc:461:run$10387 [2] 1'0 $auto$wreduce.cc:461:run$10387 [2] 1'1 $auto$wreduce.cc:461:run$10387 [0] 1'0 }
  Optimizing cells in module \inst_mem.
    Consolidated identical input bits for $mux cell $memory\I_Mem$rdmux[0][6][0]$3134:
      Old ports: A=$memory\I_Mem$rdmux[0][6][0]$a$3135, B=$memory\I_Mem$rdmux[0][6][0]$b$3136, Y=$memory\I_Mem$rdmux[0][5][0]$a$3039
      New ports: A={ $memory\I_Mem$rdmux[0][6][0]$a$3135 [3] 2'00 $memory\I_Mem$rdmux[0][6][0]$a$3135 [3:2] 2'01 }, B={ $memory\I_Mem$rdmux[0][6][0]$b$3136 [5] $memory\I_Mem$rdmux[0][6][0]$b$3136 [5] $memory\I_Mem$rdmux[0][6][0]$b$3136 [0] 3'001 $memory\I_Mem$rdmux[0][6][0]$b$3136 [0] }, Y={ $memory\I_Mem$rdmux[0][5][0]$a$3039 [10] $memory\I_Mem$rdmux[0][5][0]$a$3039 [5:0] }
      New connections: $memory\I_Mem$rdmux[0][5][0]$a$3039 [9:6] = { $memory\I_Mem$rdmux[0][5][0]$a$3039 [4] 1'0 $memory\I_Mem$rdmux[0][5][0]$a$3039 [5:4] }
  Optimizing cells in module \inst_mem.
    Consolidated identical input bits for $mux cell $memory\I_Mem$rdmux[0][5][0]$3038:
      Old ports: A=$memory\I_Mem$rdmux[0][5][0]$a$3039, B={ 2'10 $auto$wreduce.cc:461:run$10387 [8:0] }, Y={ \instruction_out [22:20] \instruction_out [16:15] \instruction_out [13] \instruction_out [9:7] \instruction_out [5:4] }
      New ports: A={ $memory\I_Mem$rdmux[0][5][0]$a$3039 [10] 1'0 $memory\I_Mem$rdmux[0][5][0]$a$3039 [4] $memory\I_Mem$rdmux[0][5][0]$a$3039 [5:0] }, B={ 1'1 $auto$wreduce.cc:461:run$10387 [0] 1'0 $auto$wreduce.cc:461:run$10387 [2] 1'1 $auto$wreduce.cc:461:run$10387 [0] $auto$wreduce.cc:461:run$10387 [2] 1'0 $auto$wreduce.cc:461:run$10387 [0] }, Y={ \instruction_out [22] \instruction_out [20] \instruction_out [15] \instruction_out [13] \instruction_out [9:7] \instruction_out [5:4] }
      New connections: { \instruction_out [21] \instruction_out [16] } = { \instruction_out [15] \instruction_out [13] }
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 16 changes.

29.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 3 cells.

29.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $procmux$2197 in front of them:
        $auto$alumacc.cc:485:replace_alu$10420
        $auto$alumacc.cc:485:replace_alu$10417

29.19.7. Executing OPT_DFF pass (perform DFF optimizations).

29.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 0 unused cells and 9 unused wires.
<suppressed ~3 debug messages>

29.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
<suppressed ~1 debug messages>
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
<suppressed ~2 debug messages>
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.19.10. Rerunning OPT passes. (Maybe there is more to do..)

29.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

29.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$2197: { $procmux$2206_CMP $procmux$2205_CMP $procmux$2204_CMP $procmux$2203_CMP $procmux$2202_CMP $procmux$2201_CMP $procmux$2200_CMP $procmux$2199_CMP $procmux$2198_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][2][0]$2909:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$10381 [2] $auto$wreduce.cc:461:run$10381 [2] }, B={ 2'10 \funct3 [0] }, Y={ $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [3:2] $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [0] }
      New ports: A={ 1'0 \funct3 [0] }, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [3:2]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1074$rdmux[0][1][0]$a$2904 [0] = \funct3 [0]
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
    Consolidated identical input bits for $mux cell $memory\I_Mem$rdmux[0][6][0]$3134:
      Old ports: A={ $memory\I_Mem$rdmux[0][6][0]$a$3135 [10] 2'00 $memory\I_Mem$rdmux[0][6][0]$a$3135 [10] $memory\I_Mem$rdmux[0][6][0]$a$3135 [2] 2'01 }, B={ $memory\I_Mem$rdmux[0][6][0]$a$3135 [10] $memory\I_Mem$rdmux[0][6][0]$a$3135 [10] $memory\I_Mem$rdmux[0][6][0]$a$3135 [2] 3'001 $memory\I_Mem$rdmux[0][6][0]$a$3135 [2] }, Y={ $memory\I_Mem$rdmux[0][5][0]$a$3039 [10] $memory\I_Mem$rdmux[0][5][0]$a$3039 [7] $memory\I_Mem$rdmux[0][5][0]$a$3039 [9] $memory\I_Mem$rdmux[0][5][0]$a$3039 [3:0] }
      New ports: A={ 2'00 $memory\I_Mem$rdmux[0][6][0]$a$3135 [10] $memory\I_Mem$rdmux[0][6][0]$a$3135 [2] 2'01 }, B={ $memory\I_Mem$rdmux[0][6][0]$a$3135 [10] $memory\I_Mem$rdmux[0][6][0]$a$3135 [2] 3'001 $memory\I_Mem$rdmux[0][6][0]$a$3135 [2] }, Y={ $memory\I_Mem$rdmux[0][5][0]$a$3039 [7] $memory\I_Mem$rdmux[0][5][0]$a$3039 [9] $memory\I_Mem$rdmux[0][5][0]$a$3039 [3:0] }
      New connections: $memory\I_Mem$rdmux[0][5][0]$a$3039 [10] = $memory\I_Mem$rdmux[0][6][0]$a$3135 [10]
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 3 changes.

29.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.19.14. Executing OPT_SHARE pass.

29.19.15. Executing OPT_DFF pass (perform DFF optimizations).

29.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

29.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.19.18. Rerunning OPT passes. (Maybe there is more to do..)

29.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux\width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu_control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \core_pip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \decode..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \execute..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hazard_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inst_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

29.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\mux\width=s32'00000000000000000000000000100000.
  Optimizing cells in module \alu.
  Optimizing cells in module \alu_control.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \control.
  Optimizing cells in module \core_pip.
  Optimizing cells in module \decode.
  Optimizing cells in module \ex_mem_reg.
  Optimizing cells in module \execute.
  Optimizing cells in module \fetch.
  Optimizing cells in module \forwarding_unit.
  Optimizing cells in module \hazard_unit.
  Optimizing cells in module \id_ex_reg.
  Optimizing cells in module \if_id_reg.
  Optimizing cells in module \imm.
  Optimizing cells in module \inst_mem.
  Optimizing cells in module \mem_wb_reg.
  Optimizing cells in module \memory.
  Optimizing cells in module \pc.
  Optimizing cells in module \reg_file.
Performed a total of 0 changes.

29.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\alu_control'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 0 cells.

29.19.22. Executing OPT_SHARE pass.

29.19.23. Executing OPT_DFF pass (perform DFF optimizations).

29.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..

29.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
Optimizing module alu_control.
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.

29.19.26. Finished OPT passes. (There is nothing left to do.)

29.20. Executing TECHMAP pass (map to technology primitives).

29.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

29.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$80834bdd89ff0e27a02312429a7cc3a2e63489a8\_90_pmux for cells of type $pmux.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~4532 debug messages>

29.21. Executing OPT pass (performing simple optimizations).

29.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~36 debug messages>
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
<suppressed ~486 debug messages>
Optimizing module alu_control.
<suppressed ~20 debug messages>
Optimizing module branch_unit.
<suppressed ~85 debug messages>
Optimizing module control.
<suppressed ~117 debug messages>
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
<suppressed ~8 debug messages>
Optimizing module fetch.
Optimizing module forwarding_unit.
<suppressed ~2 debug messages>
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
<suppressed ~84 debug messages>
Optimizing module inst_mem.
<suppressed ~3 debug messages>
Optimizing module mem_wb_reg.
Optimizing module memory.
Optimizing module pc.
Optimizing module reg_file.
<suppressed ~64 debug messages>

29.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
<suppressed ~1368 debug messages>
Finding identical cells in module `\alu_control'.
<suppressed ~9 debug messages>
Finding identical cells in module `\branch_unit'.
<suppressed ~1008 debug messages>
Finding identical cells in module `\control'.
<suppressed ~129 debug messages>
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
<suppressed ~414 debug messages>
Finding identical cells in module `\inst_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 977 cells.

29.21.3. Executing OPT_DFF pass (perform DFF optimizations).

29.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 220 unused cells and 1667 unused wires.
<suppressed ~234 debug messages>

29.21.5. Finished fast OPT passes.

29.22. Executing ABC pass (technology mapping using ABC).

29.22.1. Extracting gate netlist of module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 220 gates and 284 wires to a netlist network with 64 inputs and 32 outputs.

29.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:       43
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:              NAND cells:       18
ABC RESULTS:               NOR cells:       28
ABC RESULTS:            ANDNOT cells:       47
ABC RESULTS:               XOR cells:       29
ABC RESULTS:        internal signals:      188
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       32
Removing temp directory.

29.22.2. Extracting gate netlist of module `$paramod\mux\width=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

29.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.2.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

29.22.3. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 1595 gates and 1664 wires to a netlist network with 68 inputs and 33 outputs.

29.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.3.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       46
ABC RESULTS:               NOT cells:       35
ABC RESULTS:               XOR cells:       70
ABC RESULTS:              NAND cells:       81
ABC RESULTS:               AND cells:       40
ABC RESULTS:              XNOR cells:       56
ABC RESULTS:               MUX cells:      373
ABC RESULTS:               NOR cells:       67
ABC RESULTS:                OR cells:      303
ABC RESULTS:            ANDNOT cells:      433
ABC RESULTS:        internal signals:     1563
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

29.22.4. Extracting gate netlist of module `\alu_control' to `<abc-temp-dir>/input.blif'..
Extracted 37 gates and 45 wires to a netlist network with 6 inputs and 4 outputs.

29.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

29.22.5. Extracting gate netlist of module `\branch_unit' to `<abc-temp-dir>/input.blif'..
Extracted 244 gates and 313 wires to a netlist network with 68 inputs and 1 outputs.

29.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.5.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       21
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:               MUX cells:        3
ABC RESULTS:                OR cells:       15
ABC RESULTS:            ANDNOT cells:       92
ABC RESULTS:        internal signals:      244
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:        1
Removing temp directory.

29.22.6. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 55 gates and 63 wires to a netlist network with 7 inputs and 7 outputs.

29.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.6.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               NOR cells:        5
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

29.22.7. Extracting gate netlist of module `\core_pip' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

29.22.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.7.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

29.22.8. Extracting gate netlist of module `\decode' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.22.9. Extracting gate netlist of module `\ex_mem_reg' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.22.10. Extracting gate netlist of module `\execute' to `<abc-temp-dir>/input.blif'..
Extracted 270 gates and 402 wires to a netlist network with 132 inputs and 64 outputs.

29.22.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.10.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:      128
ABC RESULTS:                OR cells:       64
ABC RESULTS:               MUX cells:       64
ABC RESULTS:        internal signals:      206
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:       64
Removing temp directory.

29.22.11. Extracting gate netlist of module `\fetch' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.22.12. Extracting gate netlist of module `\forwarding_unit' to `<abc-temp-dir>/input.blif'..
Extracted 60 gates and 83 wires to a netlist network with 22 inputs and 4 outputs.

29.22.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.12.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               XOR cells:       20
ABC RESULTS:                OR cells:       20
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        4
Removing temp directory.

29.22.13. Extracting gate netlist of module `\hazard_unit' to `<abc-temp-dir>/input.blif'..
Extracted 27 gates and 43 wires to a netlist network with 16 inputs and 1 outputs.

29.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.13.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               XOR cells:        9
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        1
Removing temp directory.

29.22.14. Extracting gate netlist of module `\id_ex_reg' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

29.22.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

29.22.15. Extracting gate netlist of module `\if_id_reg' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

29.22.15.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.15.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

29.22.16. Extracting gate netlist of module `\imm' to `<abc-temp-dir>/input.blif'..
Extracted 249 gates and 282 wires to a netlist network with 32 inputs and 32 outputs.

29.22.16.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.16.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:       61
ABC RESULTS:            ANDNOT cells:      142
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

29.22.17. Extracting gate netlist of module `\inst_mem' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 20 wires to a netlist network with 3 inputs and 9 outputs.

29.22.17.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.17.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        9
Removing temp directory.

29.22.18. Extracting gate netlist of module `\mem_wb_reg' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.22.19. Extracting gate netlist of module `\memory' to `<abc-temp-dir>/input.blif'..
Extracted 9017 gates and 17221 wires to a netlist network with 8203 inputs and 544 outputs.

29.22.19.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.19.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:      548
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               MUX cells:     8160
ABC RESULTS:            ANDNOT cells:      289
ABC RESULTS:        internal signals:     8474
ABC RESULTS:           input signals:     8203
ABC RESULTS:          output signals:      544
Removing temp directory.

29.22.20. Extracting gate netlist of module `\pc' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.22.21. Extracting gate netlist of module `\reg_file' to `<abc-temp-dir>/input.blif'..
Extracted 2187 gates and 3229 wires to a netlist network with 1041 inputs and 128 outputs.

29.22.21.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.22.21.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       87
ABC RESULTS:               MUX cells:     1984
ABC RESULTS:            ANDNOT cells:      100
ABC RESULTS:        internal signals:     2060
ABC RESULTS:           input signals:     1041
ABC RESULTS:          output signals:      128
Removing temp directory.

29.23. Executing OPT pass (performing simple optimizations).

29.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux\width=s32'00000000000000000000000000100000.
Optimizing module alu.
<suppressed ~120 debug messages>
Optimizing module alu_control.
<suppressed ~2 debug messages>
Optimizing module branch_unit.
Optimizing module control.
Optimizing module core_pip.
Optimizing module decode.
Optimizing module ex_mem_reg.
Optimizing module execute.
Optimizing module fetch.
Optimizing module forwarding_unit.
Optimizing module hazard_unit.
Optimizing module id_ex_reg.
Optimizing module if_id_reg.
Optimizing module imm.
Optimizing module inst_mem.
Optimizing module mem_wb_reg.
Optimizing module memory.
<suppressed ~4064 debug messages>
Optimizing module pc.
Optimizing module reg_file.
<suppressed ~960 debug messages>

29.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\alu_control'.
<suppressed ~3 debug messages>
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\control'.
<suppressed ~3 debug messages>
Finding identical cells in module `\core_pip'.
Finding identical cells in module `\decode'.
Finding identical cells in module `\ex_mem_reg'.
Finding identical cells in module `\execute'.
Finding identical cells in module `\fetch'.
Finding identical cells in module `\forwarding_unit'.
Finding identical cells in module `\hazard_unit'.
Finding identical cells in module `\id_ex_reg'.
Finding identical cells in module `\if_id_reg'.
Finding identical cells in module `\imm'.
Finding identical cells in module `\inst_mem'.
Finding identical cells in module `\mem_wb_reg'.
Finding identical cells in module `\memory'.
Finding identical cells in module `\pc'.
Finding identical cells in module `\reg_file'.
Removed a total of 3 cells.

29.23.3. Executing OPT_DFF pass (perform DFF optimizations).

29.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\mux\width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \alu_control..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \core_pip..
Finding unused cells or wires in module \decode..
Finding unused cells or wires in module \ex_mem_reg..
Finding unused cells or wires in module \execute..
Finding unused cells or wires in module \fetch..
Finding unused cells or wires in module \forwarding_unit..
Finding unused cells or wires in module \hazard_unit..
Finding unused cells or wires in module \id_ex_reg..
Finding unused cells or wires in module \if_id_reg..
Finding unused cells or wires in module \imm..
Finding unused cells or wires in module \inst_mem..
Finding unused cells or wires in module \mem_wb_reg..
Finding unused cells or wires in module \memory..
Finding unused cells or wires in module \pc..
Finding unused cells or wires in module \reg_file..
Removed 13 unused cells and 12100 unused wires.
<suppressed ~29 debug messages>

29.23.5. Finished fast OPT passes.

29.24. Executing HIERARCHY pass (managing design hierarchy).

29.24.1. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \decode
Used module:         \control
Used module:         \imm
Used module:         \reg_file
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         \alu
Used module:         \alu_control
Used module:         $paramod\mux\width=s32'00000000000000000000000000100000
Used module:         $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \branch_unit
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \if_id_reg
Used module:     \mem_wb_reg
Used module:     \memory

29.24.2. Analyzing design hierarchy..
Top module:  \core_pip
Used module:     \decode
Used module:         \control
Used module:         \imm
Used module:         \reg_file
Used module:     \ex_mem_reg
Used module:     \execute
Used module:         \alu
Used module:         \alu_control
Used module:         $paramod\mux\width=s32'00000000000000000000000000100000
Used module:         $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \branch_unit
Used module:     \fetch
Used module:         \inst_mem
Used module:         \pc
Used module:     \forwarding_unit
Used module:     \hazard_unit
Used module:     \id_ex_reg
Used module:     \if_id_reg
Used module:     \mem_wb_reg
Used module:     \memory
Removed 0 unused modules.

29.25. Printing statistics.

=== $paramod\adder\WIDTH=s32'00000000000000000000000000100000 ===

   Number of wires:                191
   Number of wire bits:            284
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                220
     $_ANDNOT_                      47
     $_AND_                         13
     $_NAND_                        18
     $_NOR_                         28
     $_ORNOT_                        8
     $_OR_                          43
     $_XNOR_                        34
     $_XOR_                         29

=== $paramod\mux\width=s32'00000000000000000000000000100000 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_MUX_                         32

=== alu ===

   Number of wires:               1475
   Number of wire bits:           1571
   Number of public wires:           5
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1503
     $_ANDNOT_                     432
     $_AND_                         40
     $_MUX_                        373
     $_NAND_                        81
     $_NOR_                         67
     $_NOT_                         35
     $_ORNOT_                       46
     $_OR_                         303
     $_XNOR_                        56
     $_XOR_                         70

=== alu_control ===

   Number of wires:                 29
   Number of wire bits:             35
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_ANDNOT_                      11
     $_MUX_                          7
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                           5

=== branch_unit ===

   Number of wires:                189
   Number of wire bits:            253
   Number of public wires:           6
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_ANDNOT_                      92
     $_AND_                          3
     $_MUX_                          3
     $_NAND_                         2
     $_NOT_                          2
     $_ORNOT_                       34
     $_OR_                          15
     $_XNOR_                        12
     $_XOR_                         21

=== control ===

   Number of wires:                 40
   Number of wire bits:             47
   Number of public wires:           8
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $_ANDNOT_                      12
     $_AND_                          3
     $_NAND_                         4
     $_NOR_                          5
     $_ORNOT_                        4
     $_OR_                          11

=== core_pip ===

   Number of wires:                 71
   Number of wire bits:            805
   Number of public wires:          71
   Number of public wire bits:     805
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_OR_                           1
     $paramod\mux\width=s32'00000000000000000000000000100000      1
     decode                          1
     ex_mem_reg                      1
     execute                         1
     fetch                           1
     forwarding_unit                 1
     hazard_unit                     1
     id_ex_reg                       1
     if_id_reg                       1
     mem_wb_reg                      1
     memory                          1

=== decode ===

   Number of wires:                 39
   Number of wire bits:            389
   Number of public wires:          39
   Number of public wire bits:     389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     control                         1
     imm                             1
     reg_file                        1

=== ex_mem_reg ===

   Number of wires:                 16
   Number of wire bits:            148
   Number of public wires:          16
   Number of public wire bits:     148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $_SDFF_PP0_                    73

=== execute ===

   Number of wires:                236
   Number of wire bits:            725
   Number of public wires:          38
   Number of public wire bits:     527
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                267
     $_ANDNOT_                     128
     $_AND_                          2
     $_MUX_                         64
     $_ORNOT_                        4
     $_OR_                          64
     $paramod\adder\WIDTH=s32'00000000000000000000000000100000      1
     $paramod\mux\width=s32'00000000000000000000000000100000      1
     alu                             1
     alu_control                     1
     branch_unit                     1

=== fetch ===

   Number of wires:                 12
   Number of wire bits:            260
   Number of public wires:          12
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod\adder\WIDTH=s32'00000000000000000000000000100000      1
     $paramod\mux\width=s32'00000000000000000000000000100000      2
     inst_mem                        1
     pc                              1

=== forwarding_unit ===

   Number of wires:                 58
   Number of wire bits:             76
   Number of public wires:           8
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $_ANDNOT_                      12
     $_NOR_                          2
     $_OR_                          20
     $_XOR_                         20

=== hazard_unit ===

   Number of wires:                 32
   Number of wire bits:             44
   Number of public wires:           8
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $_ANDNOT_                       7
     $_NOR_                          1
     $_OR_                           7
     $_XNOR_                         1
     $_XOR_                          9

=== id_ex_reg ===

   Number of wires:                 36
   Number of wire bits:            314
   Number of public wires:          35
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_OR_                           1
     $_SDFF_PP0_                   155

=== if_id_reg ===

   Number of wires:                  9
   Number of wire bits:            133
   Number of public wires:           8
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $_OR_                           1
     $_SDFFE_PP0N_                  64

=== imm ===

   Number of wires:                205
   Number of wire bits:            273
   Number of public wires:           3
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                234
     $_ANDNOT_                     142
     $_AND_                          2
     $_NAND_                         6
     $_NOR_                          3
     $_ORNOT_                       20
     $_OR_                          61

=== inst_mem ===

   Number of wires:                  9
   Number of wire bits:             78
   Number of public wires:           3
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_ANDNOT_                       4
     $_AND_                          2
     $_MUX_                          4
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          1
     $_OR_                           2

=== mem_wb_reg ===

   Number of wires:                 12
   Number of wire bits:            144
   Number of public wires:          12
   Number of public wire bits:     144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $_SDFF_PP0_                    71

=== memory ===

   Number of wires:               9243
   Number of wire bits:          17310
   Number of public wires:         265
   Number of public wire bits:    8332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17202
     $_ANDNOT_                     289
     $_MUX_                       8160
     $_NAND_                         4
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                         548
     $_SDFFCE_PN0P_               8192

=== pc ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_SDFF_PP0_                    32

=== reg_file ===

   Number of wires:               2159
   Number of wire bits:           3287
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3205
     $_ANDNOT_                     100
     $_AND_                          1
     $_MUX_                       1984
     $_NAND_                         2
     $_NOT_                          3
     $_ORNOT_                        4
     $_OR_                          87
     $_SDFFCE_PN0P_               1024

=== design hierarchy ===

   core_pip                          1
     $paramod\mux\width=s32'00000000000000000000000000100000      1
     decode                          1
       control                       1
       imm                           1
       reg_file                      1
     ex_mem_reg                      1
     execute                         1
       $paramod\adder\WIDTH=s32'00000000000000000000000000100000      1
       $paramod\mux\width=s32'00000000000000000000000000100000      1
       alu                           1
       alu_control                   1
       branch_unit                   1
     fetch                           1
       $paramod\adder\WIDTH=s32'00000000000000000000000000100000      1
       $paramod\mux\width=s32'00000000000000000000000000100000      2
       inst_mem                      1
       pc                            1
     forwarding_unit                 1
     hazard_unit                     1
     id_ex_reg                       1
     if_id_reg                       1
     mem_wb_reg                      1
     memory                          1

   Number of wires:              14272
   Number of wire bits:          26914
   Number of public wires:         609
   Number of public wire bits:   13251
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23718
     $_ANDNOT_                    1323
     $_AND_                         79
     $_MUX_                      10723
     $_NAND_                       137
     $_NOR_                        136
     $_NOT_                         44
     $_ORNOT_                      138
     $_OR_                        1212
     $_SDFFCE_PN0P_               9216
     $_SDFFE_PP0N_                  64
     $_SDFF_PP0_                   331
     $_XNOR_                       137
     $_XOR_                        178

29.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\adder\WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\mux\width=s32'00000000000000000000000000100000...
Checking module alu...
Checking module alu_control...
Checking module branch_unit...
Checking module control...
Checking module core_pip...
Checking module decode...
Checking module ex_mem_reg...
Checking module execute...
Checking module fetch...
Checking module forwarding_unit...
Checking module hazard_unit...
Checking module id_ex_reg...
Checking module if_id_reg...
Checking module imm...
Checking module inst_mem...
Checking module mem_wb_reg...
Checking module memory...
Checking module pc...
Checking module reg_file...
Found and reported 0 problems.

30. Executing Verilog backend.

30.1. Executing BMUXMAP pass.

30.2. Executing DEMUXMAP pass.
Dumping module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Dumping module `$paramod\mux\width=s32'00000000000000000000000000100000'.
Dumping module `\alu'.
Dumping module `\alu_control'.
Dumping module `\branch_unit'.
Dumping module `\control'.
Dumping module `\core_pip'.
Dumping module `\decode'.
Dumping module `\ex_mem_reg'.
Dumping module `\execute'.
Dumping module `\fetch'.
Dumping module `\forwarding_unit'.
Dumping module `\hazard_unit'.
Dumping module `\id_ex_reg'.
Dumping module `\if_id_reg'.
Dumping module `\imm'.
Dumping module `\inst_mem'.
Dumping module `\mem_wb_reg'.
Dumping module `\memory'.
Dumping module `\pc'.
Dumping module `\reg_file'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 6b18322962, CPU: user 6.89s system 0.09s, MEM: 95.40 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 21% 37x opt_expr (1 sec), 16% 29x opt_clean (1 sec), ...
