OUTPUT tx 	 location (5, 15, 0) 	 A3 	 SB_LVCMOS
INPUT  rx 	 location (4, 15, 0) 	 C2 	 SB_LVCMOS
INPUT  reset 	 location (5, 15, 1) 	 B2 	 SB_LVCMOS
