<html>
<head>
<meta charset="UTF-8">
<title>Vl-genif</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-GENIF">Click for Vl-genif in the Full Manual</a></h3>

<p>An <span class="v">if</span> or <span class="v">if/else</span> generate construct.</p><p>This is a product type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a> in support of <a href="VL____VL-GENELEMENT.html">vl-genelement</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>test — <a href="VL____VL-EXPR.html">vl-expr</a>
</dt> 
<dd>Expression to test.</dd> 
 
<dt>then — <a href="VL____VL-GENBLOCK.html">vl-genblock</a>
</dt> 
<dd>The begin/end block for when <span class="v">test</span> is true.</dd> 
 
<dt>else — <a href="VL____VL-GENBLOCK.html">vl-genblock</a>
</dt> 
<dd>The begin/end block for when <span class="v">test</span> is false. 
                             May be an empty block if there is no <span class="v">else</span> part.</dd> 
 
<dt>loc — <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Where this <span class="v">if</span> came from in the Verilog source code.</dd> 
 
</dl><p>These are mostly straightforward; note that each branch gets 
              its own scope but that there are tricky scoping rules for nested 
              if/else branches; see SystemVerilog-2012 Section 27.5 for 
              details.</p>
</body>
</html>
