{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676404567598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676404567599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 19:56:07 2023 " "Processing started: Tue Feb 14 19:56:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676404567599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676404567599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Posit_Adder -c Posit_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Posit_Adder -c Posit_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676404567599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676404568151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676404568151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posit_adder_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file posit_adder_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Posit_Adder " "Found entity 1: Posit_Adder" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676404575046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676404575046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leading_bit_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file leading_bit_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Leading_Bit_Detector " "Found entity 1: Leading_Bit_Detector" {  } { { "Leading_Bit_Detector.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Leading_Bit_Detector.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676404575049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676404575049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posit_extraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file posit_extraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction " "Found entity 1: Data_Extraction" {  } { { "Posit_Extraction.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Extraction.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676404575051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676404575051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Posit_Adder " "Elaborating entity \"Posit_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676404575074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LIn Posit_Adder_Arithmetic.sv(46) " "Verilog HDL or VHDL warning at Posit_Adder_Arithmetic.sv(46): object \"LIn\" assigned a value but never read" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676404575079 "|Posit_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIn Posit_Adder_Arithmetic.sv(46) " "Verilog HDL or VHDL warning at Posit_Adder_Arithmetic.sv(46): object \"SIn\" assigned a value but never read" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676404575080 "|Posit_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SS Posit_Adder_Arithmetic.sv(47) " "Verilog HDL or VHDL warning at Posit_Adder_Arithmetic.sv(47): object \"SS\" assigned a value but never read" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676404575080 "|Posit_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LRC Posit_Adder_Arithmetic.sv(49) " "Verilog HDL or VHDL warning at Posit_Adder_Arithmetic.sv(49): object \"LRC\" assigned a value but never read" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676404575080 "|Posit_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Posit_Adder_Arithmetic.sv(122) " "Verilog HDL assignment warning at Posit_Adder_Arithmetic.sv(122): truncated value with size 32 to match size of target (8)" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676404575082 "|Posit_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Posit_Adder_Arithmetic.sv(154) " "Verilog HDL assignment warning at Posit_Adder_Arithmetic.sv(154): truncated value with size 32 to match size of target (4)" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676404575082 "|Posit_Adder"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Posit_Adder_Arithmetic.sv(179) " "Verilog HDL warning at Posit_Adder_Arithmetic.sv(179): converting signed shift amount to unsigned" {  } { { "Posit_Adder_Arithmetic.sv" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 179 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1676404575083 "|Posit_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Extraction Data_Extraction:Extract_IN1 " "Elaborating entity \"Data_Extraction\" for hierarchy \"Data_Extraction:Extract_IN1\"" {  } { { "Posit_Adder_Arithmetic.sv" "Extract_IN1" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Adder_Arithmetic.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676404575094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leading_Bit_Detector Data_Extraction:Extract_IN1\|Leading_Bit_Detector:LBD1 " "Elaborating entity \"Leading_Bit_Detector\" for hierarchy \"Data_Extraction:Extract_IN1\|Leading_Bit_Detector:LBD1\"" {  } { { "Posit_Extraction.sv" "LBD1" { Text "H:/INDIVIDUAL PROJECT/Posit/Individual_Project/Posit_Adder/Core_Arithmetic/Posit_Extraction.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676404575102 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676404575590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676404576135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676404576743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676404576743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676404576785 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676404576785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676404576785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676404576785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676404576802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 19:56:16 2023 " "Processing ended: Tue Feb 14 19:56:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676404576802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676404576802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676404576802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676404576802 ""}
