#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Mar 24 14:19:47 2021
# Process ID: 29792
# Current directory: /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1
# Command line: vivado -log Global_Average_Layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Global_Average_Layer.tcl
# Log file: /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/Global_Average_Layer.vds
# Journal file: /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Global_Average_Layer.tcl -notrace
Command: synth_design -top Global_Average_Layer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.539 ; gain = 89.855 ; free physical = 11453 ; free virtual = 24173
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Global_Average_Layer' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Global_Average' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-29792-andrew-debian/realtime/Mult_Add_Global_Average_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Global_Average' (1#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-29792-andrew-debian/realtime/Mult_Add_Global_Average_stub.v:6]
WARNING: [Synth 8-350] instance 'mult' of module 'Mult_Add_Global_Average' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:44]
INFO: [Synth 8-6157] synthesizing module 'FP_Round' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
	Parameter NUM_M bound to: 7 - type: integer 
	Parameter NUM_F bound to: 10 - type: integer 
	Parameter NUM_P bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FP_Round' (2#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
WARNING: [Synth 8-3848] Net done in module/entity Global_Average_Layer does not have driver. [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:14]
WARNING: [Synth 8-3848] Net in_row in module/entity Global_Average_Layer does not have driver. [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:18]
WARNING: [Synth 8-3848] Net in_col in module/entity Global_Average_Layer does not have driver. [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'Global_Average_Layer' (3#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:9]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port done
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[4]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[3]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[2]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[1]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[0]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[4]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[3]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[2]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[1]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[0]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1481.289 ; gain = 136.605 ; free physical = 11414 ; free virtual = 24182
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1481.289 ; gain = 136.605 ; free physical = 11414 ; free virtual = 24182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1481.289 ; gain = 136.605 ; free physical = 11414 ; free virtual = 24182
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'mult'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'mult'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.125 ; gain = 0.000 ; free physical = 11032 ; free virtual = 23817
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.125 ; gain = 0.000 ; free physical = 11032 ; free virtual = 23816
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1791.125 ; gain = 0.000 ; free physical = 11032 ; free virtual = 23816
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mult' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11273 ; free virtual = 23963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11273 ; free virtual = 23963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mult. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11275 ; free virtual = 23965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11255 ; free virtual = 23945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Global_Average_Layer 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module FP_Round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port done
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[4]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[3]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[2]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[1]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_row[0]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[4]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[3]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[2]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[1]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port in_col[0]
WARNING: [Synth 8-3331] design Global_Average_Layer has unconnected port start
INFO: [Synth 8-3886] merging instance 'b_reg[5]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[6]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[7]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[9]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[10]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[11]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[12]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[13]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[14]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[15]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_reg[16]' (FD) to 'b_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_reg[17] )
INFO: [Synth 8-3886] merging instance 'a_reg[17]' (FDR) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[18]' (FDR) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[19]' (FDR) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[20]' (FDR) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[21]' (FDR) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[22]' (FDR) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[23]' (FDR) to 'a_reg[24]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11251 ; free virtual = 23942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11101 ; free virtual = 23818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1791.125 ; gain = 446.441 ; free physical = 11100 ; free virtual = 23818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11096 ; free virtual = 23814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |Mult_Add_Global_Average |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |Mult_Add_Global_Average |     1|
|2     |BUFG                    |     1|
|3     |CARRY4                  |    10|
|4     |LUT1                    |     1|
|5     |LUT2                    |     1|
|6     |LUT4                    |    27|
|7     |LUT5                    |     1|
|8     |LUT6                    |     1|
|9     |FDRE                    |    90|
|10    |IBUF                    |    25|
|11    |OBUF                    |    18|
|12    |OBUFT                   |    11|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   282|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.141 ; gain = 448.457 ; free physical = 11018 ; free virtual = 23802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1793.141 ; gain = 138.621 ; free physical = 11070 ; free virtual = 23855
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.148 ; gain = 448.457 ; free physical = 11070 ; free virtual = 23855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.141 ; gain = 0.000 ; free physical = 11008 ; free virtual = 23793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1799.141 ; gain = 466.055 ; free physical = 11064 ; free virtual = 23848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.141 ; gain = 0.000 ; free physical = 11064 ; free virtual = 23848
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/Global_Average_Layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Global_Average_Layer_utilization_synth.rpt -pb Global_Average_Layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 14:20:07 2021...
