{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678503007929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678503008040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 23:50:07 2023 " "Processing started: Fri Mar 10 23:50:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678503008040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503008040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sap_wr -c sap_wr " "Command: quartus_map --read_settings_files=on --write_settings_files=off sap_wr -c sap_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503008041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678503008966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678503008967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_b_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_b_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_b_register " "Found entity 1: cp_b_register" {  } { { "cp_b_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_b_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678503041940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503041940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS283_unidade_aritmetica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS283_unidade_aritmetica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS283_unidade_aritmetica " "Found entity 1: ci_74LS283_unidade_aritmetica" {  } { { "ci_74LS283_unidade_aritmetica.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS283_unidade_aritmetica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678503041942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503041942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS245_octal_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS245_octal_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS245_octal_bus " "Found entity 1: ci_74LS245_octal_bus" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678503041943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503041943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS173A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS173A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS173A " "Found entity 1: ci_74LS173A" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678503041945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503041945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS157 " "Found entity 1: ci_74LS157" {  } { { "ci_74LS157.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678503041946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503041946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_acc_a_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_acc_a_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_acc_a_register " "Found entity 1: cp_acc_a_register" {  } { { "cp_acc_a_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_acc_a_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678503041947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503041947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ci_74LS245_octal_bus " "Elaborating entity \"ci_74LS245_octal_bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678503042157 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst12 " "Primitive \"TRI\" of instance \"inst12\" not used" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { { 248 584 616 296 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1678503042172 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B6 " "Inserted always-enabled tri-state buffer between \"B6\" and its non-tri-state driver." {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { { -104 576 592 72 "B6" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678503043865 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1678503043865 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CE " "bidirectional pin \"CE\" has no driver" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { { 440 152 168 616 "CE" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678503043865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AB_AB " "bidirectional pin \"AB_AB\" has no driver" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { { -104 200 216 72 "AB_AB" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678503043865 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678503043865 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "B6 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"B6\" is moved to its source" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { { -104 576 592 72 "B6" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1678503043866 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1678503043866 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "B6~synth " "Node \"B6~synth\"" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { { -104 576 592 72 "B6" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678503043890 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678503043890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678503044190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678503046048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678503046048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678503046147 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678503046147 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678503046147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678503046147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678503046147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678503046168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 23:50:46 2023 " "Processing ended: Fri Mar 10 23:50:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678503046168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678503046168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678503046168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678503046168 ""}
