{
  "module_name": "qed_reg_addr.h",
  "hash_id": "6b35d9fbdbbe421d23f9935979b73b2a56a96848823e087397f7ba4d5002d7c1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qed/qed_reg_addr.h",
  "human_readable_source": " \n \n\n#ifndef REG_ADDR_H\n#define REG_ADDR_H\n\n#define  CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE_SHIFT \\\n\t0\n\n#define  CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE\t\t( \\\n\t\t0xfff << 0)\n\n#define  CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE_SHIFT \\\n\t12\n\n#define  CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE\t\t( \\\n\t\t0xfff << 12)\n\n#define  CDU_REG_CID_ADDR_PARAMS_NCIB_SHIFT \\\n\t24\n\n#define  CDU_REG_CID_ADDR_PARAMS_NCIB\t\t\t( \\\n\t\t0xff << 24)\n\n#define CDU_REG_SEGMENT0_PARAMS\t\\\n\t0x580904UL\n#define CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK \\\n\t(0xfff << 0)\n#define CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK_SHIFT \\\n\t0\n#define CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE \\\n\t(0xff << 16)\n#define CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE_SHIFT \\\n\t16\n#define CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE \\\n\t(0xff << 24)\n#define CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE_SHIFT \\\n\t24\n#define CDU_REG_SEGMENT1_PARAMS\t\\\n\t0x580908UL\n#define CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK \\\n\t(0xfff << 0)\n#define CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK_SHIFT \\\n\t0\n#define CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE \\\n\t(0xff << 16)\n#define CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE_SHIFT \\\n\t16\n#define CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE \\\n\t(0xff << 24)\n#define CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE_SHIFT \\\n\t24\n\n#define  XSDM_REG_OPERATION_GEN \\\n\t0xf80408UL\n#define  NIG_REG_RX_BRB_OUT_EN \\\n\t0x500e18UL\n#define  NIG_REG_STORM_OUT_EN \\\n\t0x500e08UL\n#define  PSWRQ2_REG_L2P_VALIDATE_VFID \\\n\t0x240c50UL\n#define  PGLUE_B_REG_USE_CLIENTID_IN_TAG\t\\\n\t0x2aae04UL\n#define  PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER\t\\\n\t0x2aa16cUL\n#define PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR \\\n\t0x2aa118UL\n#define PSWHST_REG_ZONE_PERMISSION_TABLE \\\n\t0x2a0800UL\n#define  BAR0_MAP_REG_MSDM_RAM \\\n\t0x1d00000UL\n#define  BAR0_MAP_REG_USDM_RAM \\\n\t0x1d80000UL\n#define  BAR0_MAP_REG_PSDM_RAM \\\n\t0x1f00000UL\n#define  BAR0_MAP_REG_TSDM_RAM \\\n\t0x1c80000UL\n#define BAR0_MAP_REG_XSDM_RAM \\\n\t0x1e00000UL\n#define BAR0_MAP_REG_YSDM_RAM \\\n\t0x1e80000UL\n#define  NIG_REG_RX_LLH_BRB_GATE_DNTFWD_PERPF \\\n\t0x5011f4UL\n#define PRS_REG_SEARCH_RESP_INITIATOR_TYPE \\\n\t0x1f0164UL\n#define  PRS_REG_SEARCH_TCP \\\n\t0x1f0400UL\n#define  PRS_REG_SEARCH_UDP \\\n\t0x1f0404UL\n#define  PRS_REG_SEARCH_FCOE \\\n\t0x1f0408UL\n#define  PRS_REG_SEARCH_ROCE \\\n\t0x1f040cUL\n#define  PRS_REG_SEARCH_OPENFLOW\t\\\n\t0x1f0434UL\n#define PRS_REG_SEARCH_TAG1 \\\n\t0x1f0444UL\n#define PRS_REG_SEARCH_TENANT_ID \\\n\t0x1f044cUL\n#define PRS_REG_PKT_LEN_STAT_TAGS_NOT_COUNTED_FIRST \\\n\t0x1f0a0cUL\n#define PRS_REG_SEARCH_TCP_FIRST_FRAG \\\n\t0x1f0410UL\n#define  TM_REG_PF_ENABLE_CONN \\\n\t0x2c043cUL\n#define  TM_REG_PF_ENABLE_TASK \\\n\t0x2c0444UL\n#define  TM_REG_PF_SCAN_ACTIVE_CONN \\\n\t0x2c04fcUL\n#define  TM_REG_PF_SCAN_ACTIVE_TASK \\\n\t0x2c0500UL\n#define  IGU_REG_LEADING_EDGE_LATCH \\\n\t0x18082cUL\n#define  IGU_REG_TRAILING_EDGE_LATCH \\\n\t0x180830UL\n#define  QM_REG_USG_CNT_PF_TX \\\n\t0x2f2eacUL\n#define  QM_REG_USG_CNT_PF_OTHER\t\\\n\t0x2f2eb0UL\n#define  DORQ_REG_PF_DB_ENABLE \\\n\t0x100508UL\n#define DORQ_REG_VF_USAGE_CNT \\\n\t0x1009c4UL\n#define  QM_REG_PF_EN \\\n\t0x2f2ea4UL\n#define QM_REG_RLGLBLUPPERBOUND \\\n\t0x2f3c00UL\n#define TCFC_REG_WEAK_ENABLE_VF \\\n\t0x2d0704UL\n#define  TCFC_REG_STRONG_ENABLE_PF \\\n\t0x2d0708UL\n#define  TCFC_REG_STRONG_ENABLE_VF \\\n\t0x2d070cUL\n#define CCFC_REG_WEAK_ENABLE_VF \\\n\t0x2e0704UL\n#define  CCFC_REG_STRONG_ENABLE_PF \\\n\t0x2e0708UL\n#define  PGLUE_B_REG_PGL_ADDR_88_F0_BB \\\n\t0x2aa404UL\n#define  PGLUE_B_REG_PGL_ADDR_8C_F0_BB \\\n\t0x2aa408UL\n#define  PGLUE_B_REG_PGL_ADDR_90_F0_BB \\\n\t0x2aa40cUL\n#define  PGLUE_B_REG_PGL_ADDR_94_F0_BB \\\n\t0x2aa410UL\n#define  PGLUE_B_REG_WAS_ERROR_PF_31_0_CLR \\\n\t0x2aa138UL\n#define  PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ \\\n\t0x2aa174UL\n#define  MISC_REG_GEN_PURP_CR0 \\\n\t0x008c80UL\n#define  MCP_REG_SCRATCH\t\\\n\t0xe20000UL\n#define MCP_REG_SCRATCH_SIZE \\\n\t57344\n#define  CNIG_REG_NW_PORT_MODE_BB \\\n\t0x218200UL\n#define  MISCS_REG_CHIP_NUM \\\n\t0x00976cUL\n#define  MISCS_REG_CHIP_REV \\\n\t0x009770UL\n#define  MISCS_REG_CMT_ENABLED_FOR_PAIR \\\n\t0x00971cUL\n#define  MISCS_REG_CHIP_TEST_REG\t\\\n\t0x009778UL\n#define  MISCS_REG_CHIP_METAL \\\n\t0x009774UL\n#define MISCS_REG_FUNCTION_HIDE \\\n\t0x0096f0UL\n#define  BRB_REG_HEADER_SIZE \\\n\t0x340804UL\n#define  BTB_REG_HEADER_SIZE \\\n\t0xdb0804UL\n#define  CAU_REG_LONG_TIMEOUT_THRESHOLD \\\n\t0x1c0708UL\n#define  CCFC_REG_ACTIVITY_COUNTER \\\n\t0x2e8800UL\n#define CCFC_REG_STRONG_ENABLE_VF \\\n\t0x2e070cUL\n#define CDU_REG_CCFC_CTX_VALID0 \\\n\t0x580400UL\n#define CDU_REG_CCFC_CTX_VALID1 \\\n\t0x580404UL\n#define CDU_REG_TCFC_CTX_VALID0 \\\n\t0x580408UL\n#define  CDU_REG_CID_ADDR_PARAMS \\\n\t0x580900UL\n#define  DBG_REG_CLIENT_ENABLE \\\n\t0x010004UL\n#define DBG_REG_TIMESTAMP_VALID_EN \\\n\t0x010b58UL\n#define  DMAE_REG_INIT \\\n\t0x00c000UL\n#define  DORQ_REG_IFEN \\\n\t0x100040UL\n#define DORQ_REG_TAG1_OVRD_MODE \\\n\t0x1008b4UL\n#define DORQ_REG_PF_PCP_BB_K2 \\\n\t0x1008c4UL\n#define DORQ_REG_PF_EXT_VID_BB_K2 \\\n\t0x1008c8UL\n#define DORQ_REG_DB_DROP_REASON \\\n\t0x100a2cUL\n#define DORQ_REG_DB_DROP_DETAILS \\\n\t0x100a24UL\n#define DORQ_REG_DB_DROP_DETAILS_ADDRESS \\\n\t0x100a1cUL\n#define  GRC_REG_TIMEOUT_EN \\\n\t0x050404UL\n#define GRC_REG_TIMEOUT_ATTN_ACCESS_VALID \\\n\t0x050054UL\n#define GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_0 \\\n\t0x05004cUL\n#define GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_1 \\\n\t0x050050UL\n#define  IGU_REG_BLOCK_CONFIGURATION \\\n\t0x180040UL\n#define  MCM_REG_INIT \\\n\t0x1200000UL\n#define  MCP2_REG_DBG_DWORD_ENABLE \\\n\t0x052404UL\n#define  MISC_REG_PORT_MODE \\\n\t0x008c00UL\n#define  MISCS_REG_CLK_100G_MODE\t\\\n\t0x009070UL\n#define  MSDM_REG_ENABLE_IN1 \\\n\t0xfc0004UL\n#define  MSEM_REG_ENABLE_IN \\\n\t0x1800004UL\n#define  NIG_REG_CM_HDR \\\n\t0x500840UL\n#define NIG_REG_LLH_TAGMAC_DEF_PF_VECTOR \\\n\t0x50196cUL\n#define NIG_REG_LLH_PPFID2PFID_TBL_0 \\\n\t0x501970UL\n#define NIG_REG_LLH_ENG_CLS_ROCE_QP_SEL\t\\\n\t0x50\n#define NIG_REG_LLH_CLS_TYPE_DUALMODE \\\n\t0x501964UL\n#define NIG_REG_LLH_FUNC_TAG_EN 0x5019b0UL\n#define NIG_REG_LLH_FUNC_TAG_VALUE 0x5019d0UL\n#define NIG_REG_LLH_FUNC_FILTER_VALUE \\\n\t0x501a00UL\n#define NIG_REG_LLH_FUNC_FILTER_VALUE_SIZE \\\n\t32\n#define NIG_REG_LLH_FUNC_FILTER_EN \\\n\t0x501a80UL\n#define NIG_REG_LLH_FUNC_FILTER_EN_SIZE\t\\\n\t16\n#define NIG_REG_LLH_FUNC_FILTER_MODE \\\n\t0x501ac0UL\n#define NIG_REG_LLH_FUNC_FILTER_MODE_SIZE \\\n\t16\n#define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE \\\n\t0x501b00UL\n#define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_SIZE \\\n\t16\n#define NIG_REG_LLH_FUNC_FILTER_HDR_SEL\t\\\n\t0x501b40UL\n#define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_SIZE \\\n\t16\n#define  NCSI_REG_CONFIG\t\\\n\t0x040200UL\n#define  PBF_REG_INIT \\\n\t0xd80000UL\n#define PBF_REG_NUM_BLOCKS_ALLOCATED_PROD_VOQ0 \\\n\t0xd806c8UL\n#define PBF_REG_NUM_BLOCKS_ALLOCATED_CONS_VOQ0 \\\n\t0xd806ccUL\n#define  PTU_REG_ATC_INIT_ARRAY \\\n\t0x560000UL\n#define  PCM_REG_INIT \\\n\t0x1100000UL\n#define  PGLUE_B_REG_ADMIN_PER_PF_REGION\t\\\n\t0x2a9000UL\n#define PGLUE_B_REG_TX_ERR_WR_DETAILS2 \\\n\t0x2aa150UL\n#define PGLUE_B_REG_TX_ERR_WR_ADD_31_0 \\\n\t0x2aa144UL\n#define PGLUE_B_REG_TX_ERR_WR_ADD_63_32 \\\n\t0x2aa148UL\n#define PGLUE_B_REG_TX_ERR_WR_DETAILS \\\n\t0x2aa14cUL\n#define PGLUE_B_REG_TX_ERR_RD_ADD_31_0 \\\n\t0x2aa154UL\n#define PGLUE_B_REG_TX_ERR_RD_ADD_63_32 \\\n\t0x2aa158UL\n#define PGLUE_B_REG_TX_ERR_RD_DETAILS \\\n\t0x2aa15cUL\n#define PGLUE_B_REG_TX_ERR_RD_DETAILS2 \\\n\t0x2aa160UL\n#define PGLUE_B_REG_TX_ERR_WR_DETAILS_ICPL \\\n\t0x2aa164UL\n#define PGLUE_B_REG_MASTER_ZLR_ERR_DETAILS \\\n\t0x2aa54cUL\n#define PGLUE_B_REG_MASTER_ZLR_ERR_ADD_31_0 \\\n\t0x2aa544UL\n#define PGLUE_B_REG_MASTER_ZLR_ERR_ADD_63_32 \\\n\t0x2aa548UL\n#define PGLUE_B_REG_VF_ILT_ERR_ADD_31_0 \\\n\t0x2aae74UL\n#define PGLUE_B_REG_VF_ILT_ERR_ADD_63_32 \\\n\t0x2aae78UL\n#define PGLUE_B_REG_VF_ILT_ERR_DETAILS \\\n\t0x2aae7cUL\n#define PGLUE_B_REG_VF_ILT_ERR_DETAILS2 \\\n\t0x2aae80UL\n#define PGLUE_B_REG_LATCHED_ERRORS_CLR \\\n\t0x2aa3bcUL\n#define  PRM_REG_DISABLE_PRM \\\n\t0x230000UL\n#define  PRS_REG_SOFT_RST \\\n\t0x1f0000UL\n#define PRS_REG_MSG_INFO \\\n\t0x1f0a1cUL\n#define PRS_REG_ROCE_DEST_QP_MAX_PF \\\n\t0x1f0430UL\n#define PRS_REG_USE_LIGHT_L2 \\\n\t0x1f096cUL\n#define  PSDM_REG_ENABLE_IN1 \\\n\t0xfa0004UL\n#define  PSEM_REG_ENABLE_IN \\\n\t0x1600004UL\n#define  PSWRQ_REG_DBG_SELECT \\\n\t0x280020UL\n#define  PSWRQ2_REG_CDUT_P_SIZE \\\n\t0x24000cUL\n#define PSWRQ2_REG_ILT_MEMORY \\\n\t0x260000UL\n#define PSWRQ2_REG_ILT_MEMORY_SIZE_BB \\\n\t15200\n#define PSWRQ2_REG_ILT_MEMORY_SIZE_K2 \\\n\t22000\n#define  PSWHST_REG_DISCARD_INTERNAL_WRITES \\\n\t0x2a0040UL\n#define  PSWHST2_REG_DBGSYN_ALMOST_FULL_THR \\\n\t0x29e050UL\n#define PSWHST_REG_INCORRECT_ACCESS_VALID \\\n\t0x2a0070UL\n#define PSWHST_REG_INCORRECT_ACCESS_ADDRESS \\\n\t0x2a0074UL\n#define PSWHST_REG_INCORRECT_ACCESS_DATA \\\n\t0x2a0068UL\n#define PSWHST_REG_INCORRECT_ACCESS_LENGTH \\\n\t0x2a006cUL\n#define  PSWRD_REG_DBG_SELECT \\\n\t0x29c040UL\n#define  PSWRD2_REG_CONF11 \\\n\t0x29d064UL\n#define  PSWWR_REG_USDM_FULL_TH \\\n\t0x29a040UL\n#define  PSWWR2_REG_CDU_FULL_TH2\t\\\n\t0x29b040UL\n#define  QM_REG_MAXPQSIZE_0 \\\n\t0x2f0434UL\n#define  RSS_REG_RSS_INIT_EN \\\n\t0x238804UL\n#define  RDIF_REG_STOP_ON_ERROR \\\n\t0x300040UL\n#define RDIF_REG_DEBUG_ERROR_INFO \\\n\t0x300400UL\n#define RDIF_REG_DEBUG_ERROR_INFO_SIZE \\\n\t64\n#define  SRC_REG_SOFT_RST \\\n\t0x23874cUL\n#define  TCFC_REG_ACTIVITY_COUNTER \\\n\t0x2d8800UL\n#define  TCM_REG_INIT \\\n\t0x1180000UL\n#define  TM_REG_PXP_READ_DATA_FIFO_INIT \\\n\t0x2c0014UL\n#define  TSDM_REG_ENABLE_IN1 \\\n\t0xfb0004UL\n#define  TSEM_REG_ENABLE_IN \\\n\t0x1700004UL\n#define  TDIF_REG_STOP_ON_ERROR \\\n\t0x310040UL\n#define TDIF_REG_DEBUG_ERROR_INFO \\\n\t0x310400UL\n#define TDIF_REG_DEBUG_ERROR_INFO_SIZE \\\n\t64\n#define  UCM_REG_INIT \\\n\t0x1280000UL\n#define  UMAC_REG_IPG_HD_BKP_CNTL_BB_B0 \\\n\t0x051004UL\n#define  USDM_REG_ENABLE_IN1 \\\n\t0xfd0004UL\n#define  USEM_REG_ENABLE_IN \\\n\t0x1900004UL\n#define  XCM_REG_INIT \\\n\t0x1000000UL\n#define  XSDM_REG_ENABLE_IN1 \\\n\t0xf80004UL\n#define  XSEM_REG_ENABLE_IN \\\n\t0x1400004UL\n#define  YCM_REG_INIT \\\n\t0x1080000UL\n#define  YSDM_REG_ENABLE_IN1 \\\n\t0xf90004UL\n#define  YSEM_REG_ENABLE_IN \\\n\t0x1500004UL\n#define  XYLD_REG_SCBD_STRICT_PRIO \\\n\t0x4c0000UL\n#define  TMLD_REG_SCBD_STRICT_PRIO \\\n\t0x4d0000UL\n#define  MULD_REG_SCBD_STRICT_PRIO \\\n\t0x4e0000UL\n#define  YULD_REG_SCBD_STRICT_PRIO \\\n\t0x4c8000UL\n#define  MISC_REG_SHARED_MEM_ADDR \\\n\t0x008c20UL\n#define  DMAE_REG_GO_C0 \\\n\t0x00c048UL\n#define  DMAE_REG_GO_C1 \\\n\t0x00c04cUL\n#define  DMAE_REG_GO_C2 \\\n\t0x00c050UL\n#define  DMAE_REG_GO_C3 \\\n\t0x00c054UL\n#define  DMAE_REG_GO_C4 \\\n\t0x00c058UL\n#define  DMAE_REG_GO_C5 \\\n\t0x00c05cUL\n#define  DMAE_REG_GO_C6 \\\n\t0x00c060UL\n#define  DMAE_REG_GO_C7 \\\n\t0x00c064UL\n#define  DMAE_REG_GO_C8 \\\n\t0x00c068UL\n#define  DMAE_REG_GO_C9 \\\n\t0x00c06cUL\n#define  DMAE_REG_GO_C10\t\\\n\t0x00c070UL\n#define  DMAE_REG_GO_C11\t\\\n\t0x00c074UL\n#define  DMAE_REG_GO_C12\t\\\n\t0x00c078UL\n#define  DMAE_REG_GO_C13\t\\\n\t0x00c07cUL\n#define  DMAE_REG_GO_C14\t\\\n\t0x00c080UL\n#define  DMAE_REG_GO_C15\t\\\n\t0x00c084UL\n#define  DMAE_REG_GO_C16\t\\\n\t0x00c088UL\n#define  DMAE_REG_GO_C17\t\\\n\t0x00c08cUL\n#define  DMAE_REG_GO_C18\t\\\n\t0x00c090UL\n#define  DMAE_REG_GO_C19\t\\\n\t0x00c094UL\n#define  DMAE_REG_GO_C20\t\\\n\t0x00c098UL\n#define  DMAE_REG_GO_C21\t\\\n\t0x00c09cUL\n#define  DMAE_REG_GO_C22\t\\\n\t0x00c0a0UL\n#define  DMAE_REG_GO_C23\t\\\n\t0x00c0a4UL\n#define  DMAE_REG_GO_C24\t\\\n\t0x00c0a8UL\n#define  DMAE_REG_GO_C25\t\\\n\t0x00c0acUL\n#define  DMAE_REG_GO_C26\t\\\n\t0x00c0b0UL\n#define  DMAE_REG_GO_C27\t\\\n\t0x00c0b4UL\n#define  DMAE_REG_GO_C28\t\\\n\t0x00c0b8UL\n#define  DMAE_REG_GO_C29\t\\\n\t0x00c0bcUL\n#define  DMAE_REG_GO_C30\t\\\n\t0x00c0c0UL\n#define  DMAE_REG_GO_C31\t\\\n\t0x00c0c4UL\n#define  DMAE_REG_CMD_MEM \\\n\t0x00c800UL\n#define  QM_REG_MAXPQSIZETXSEL_0\t\\\n\t0x2f0440UL\n#define  QM_REG_SDMCMDREADY \\\n\t0x2f1e10UL\n#define  QM_REG_SDMCMDADDR \\\n\t0x2f1e04UL\n#define  QM_REG_SDMCMDDATALSB \\\n\t0x2f1e08UL\n#define  QM_REG_SDMCMDDATAMSB \\\n\t0x2f1e0cUL\n#define  QM_REG_SDMCMDGO\t\\\n\t0x2f1e14UL\n#define  QM_REG_RLPFCRD \\\n\t0x2f4d80UL\n#define  QM_REG_RLPFINCVAL \\\n\t0x2f4c80UL\n#define  QM_REG_RLGLBLCRD \\\n\t0x2f4400UL\n#define  QM_REG_RLGLBLINCVAL \\\n\t0x2f3400UL\n#define  IGU_REG_ATTENTION_ENABLE \\\n\t0x18083cUL\n#define  IGU_REG_ATTN_MSG_ADDR_L\t\\\n\t0x180820UL\n#define  IGU_REG_ATTN_MSG_ADDR_H\t\\\n\t0x180824UL\n#define  MISC_REG_AEU_GENERAL_ATTN_0 \\\n\t0x008400UL\n#define MISC_REG_AEU_GENERAL_ATTN_32 \\\n\t0x008480UL\n#define MISC_REG_AEU_GENERAL_ATTN_35 \\\n\t0x00848cUL\n#define  CAU_REG_SB_ADDR_MEMORY \\\n\t0x1c8000UL\n#define  CAU_REG_SB_VAR_MEMORY \\\n\t0x1c6000UL\n#define  CAU_REG_PI_MEMORY \\\n\t0x1d0000UL\n#define  IGU_REG_PF_CONFIGURATION \\\n\t0x180800UL\n#define IGU_REG_VF_CONFIGURATION \\\n\t0x180804UL\n#define  MISC_REG_AEU_ENABLE1_IGU_OUT_0 \\\n\t0x00849cUL\n#define MISC_REG_AEU_ENABLE4_IGU_OUT_0 \\\n\t0x0084a8UL\n#define MISC_REG_AEU_ENABLE4_IGU_OUT_0_GENERAL_ATTN32      \\\n\t(0x1UL << 0)\n#define MISC_REG_AEU_ENABLE4_IGU_OUT_0_GENERAL_ATTN32_SHIFT \\\n\t0\n#define MISC_REG_AEU_AFTER_INVERT_1_IGU\t\\\n\t0x0087b4UL\n#define  MISC_REG_AEU_MASK_ATTN_IGU \\\n\t0x008494UL\n#define  IGU_REG_CLEANUP_STATUS_0 \\\n\t0x180980UL\n#define  IGU_REG_CLEANUP_STATUS_1 \\\n\t0x180a00UL\n#define  IGU_REG_CLEANUP_STATUS_2 \\\n\t0x180a80UL\n#define  IGU_REG_CLEANUP_STATUS_3 \\\n\t0x180b00UL\n#define  IGU_REG_CLEANUP_STATUS_4 \\\n\t0x180b80UL\n#define  IGU_REG_COMMAND_REG_32LSB_DATA \\\n\t0x180840UL\n#define  IGU_REG_COMMAND_REG_CTRL \\\n\t0x180848UL\n#define  IGU_REG_BLOCK_CONFIGURATION_VF_CLEANUP_EN\t( \\\n\t\t0x1 << 1)\n#define  IGU_REG_BLOCK_CONFIGURATION_PXP_TPH_INTERFACE_EN\t( \\\n\t\t0x1 << 0)\n#define IGU_REG_PRODUCER_MEMORY 0x182000UL\n#define IGU_REG_CONSUMER_MEM 0x183000UL\n#define  IGU_REG_MAPPING_MEMORY \\\n\t0x184000UL\n#define IGU_REG_STATISTIC_NUM_VF_MSG_SENT \\\n\t0x180408UL\n#define IGU_REG_WRITE_DONE_PENDING \\\n\t0x180900UL\n#define  MISCS_REG_GENERIC_POR_0\t\\\n\t0x0096d4UL\n#define  MCP_REG_NVM_CFG4 \\\n\t0xe0642cUL\n#define  MCP_REG_NVM_CFG4_FLASH_SIZE\t( \\\n\t\t0x7 << 0)\n#define  MCP_REG_NVM_CFG4_FLASH_SIZE_SHIFT \\\n\t0\n#define MCP_REG_CPU_STATE \\\n\t0xe05004UL\n#define MCP_REG_CPU_STATE_SOFT_HALTED\t(0x1UL << 10)\n#define MCP_REG_CPU_EVENT_MASK \\\n\t0xe05008UL\n#define MCP_REG_CPU_PROGRAM_COUNTER\t0xe0501cUL\n#define PGLUE_B_REG_PF_BAR0_SIZE \\\n\t0x2aae60UL\n#define PGLUE_B_REG_PF_BAR1_SIZE \\\n\t0x2aae64UL\n#define PGLUE_B_REG_VF_BAR1_SIZE 0x2aae68UL\n#define PRS_REG_ENCAPSULATION_TYPE_EN\t0x1f0730UL\n#define PRS_REG_GRE_PROTOCOL\t\t0x1f0734UL\n#define PRS_REG_VXLAN_PORT\t\t0x1f0738UL\n#define PRS_REG_OUTPUT_FORMAT_4_0\t0x1f099cUL\n#define NIG_REG_ENC_TYPE_ENABLE\t\t0x501058UL\n\n#define NIG_REG_ENC_TYPE_ENABLE_ETH_OVER_GRE_ENABLE\t\t(0x1 << 0)\n#define NIG_REG_ENC_TYPE_ENABLE_ETH_OVER_GRE_ENABLE_SHIFT\t0\n#define NIG_REG_ENC_TYPE_ENABLE_IP_OVER_GRE_ENABLE\t\t(0x1 << 1)\n#define NIG_REG_ENC_TYPE_ENABLE_IP_OVER_GRE_ENABLE_SHIFT\t1\n#define NIG_REG_ENC_TYPE_ENABLE_VXLAN_ENABLE\t\t\t(0x1 << 2)\n#define NIG_REG_ENC_TYPE_ENABLE_VXLAN_ENABLE_SHIFT\t\t2\n\n#define NIG_REG_VXLAN_CTRL\t\t0x50105cUL\n#define PBF_REG_VXLAN_PORT\t\t0xd80518UL\n#define PBF_REG_NGE_PORT\t\t0xd8051cUL\n#define PRS_REG_NGE_PORT\t\t0x1f086cUL\n#define NIG_REG_NGE_PORT\t\t0x508b38UL\n\n#define DORQ_REG_L2_EDPM_TUNNEL_GRE_ETH_EN\t\t0x10090cUL\n#define DORQ_REG_L2_EDPM_TUNNEL_GRE_IP_EN\t\t0x100910UL\n#define DORQ_REG_L2_EDPM_TUNNEL_VXLAN_EN\t\t0x100914UL\n#define DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN_K2\t\t0x10092cUL\n#define DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN_K2\t\t0x100930UL\n\n#define NIG_REG_NGE_IP_ENABLE\t\t\t0x508b28UL\n#define NIG_REG_NGE_ETH_ENABLE\t\t\t0x508b2cUL\n#define NIG_REG_NGE_COMP_VER\t\t\t0x508b30UL\n#define PBF_REG_NGE_COMP_VER\t\t\t0xd80524UL\n#define PRS_REG_NGE_COMP_VER\t\t\t0x1f0878UL\n\n#define QM_REG_WFQPFWEIGHT\t0x2f4e80UL\n#define QM_REG_WFQVPWEIGHT\t0x2fa000UL\n#define QM_REG_WFQVPUPPERBOUND \\\n\t0x2fb000UL\n#define QM_REG_WFQVPCRD \\\n\t0x2fc000UL\n#define PGLCS_REG_DBG_SELECT_K2_E5 \\\n\t0x001d14UL\n#define PGLCS_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x001d18UL\n#define PGLCS_REG_DBG_SHIFT_K2_E5 \\\n\t0x001d1cUL\n#define PGLCS_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x001d20UL\n#define PGLCS_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x001d24UL\n#define MISC_REG_RESET_PL_PDA_VMAIN_1 \\\n\t0x008070UL\n#define MISC_REG_RESET_PL_PDA_VMAIN_2 \\\n\t0x008080UL\n#define MISC_REG_RESET_PL_PDA_VAUX \\\n\t0x008090UL\n#define MISCS_REG_RESET_PL_UA \\\n\t0x009050UL\n#define MISCS_REG_RESET_PL_HV \\\n\t0x009060UL\n#define MISCS_REG_RESET_PL_HV_2_K2_E5 \\\n\t0x009150UL\n#define DMAE_REG_DBG_SELECT \\\n\t0x00c510UL\n#define DMAE_REG_DBG_DWORD_ENABLE \\\n\t0x00c514UL\n#define DMAE_REG_DBG_SHIFT \\\n\t0x00c518UL\n#define DMAE_REG_DBG_FORCE_VALID \\\n\t0x00c51cUL\n#define DMAE_REG_DBG_FORCE_FRAME \\\n\t0x00c520UL\n#define NCSI_REG_DBG_SELECT \\\n\t0x040474UL\n#define NCSI_REG_DBG_DWORD_ENABLE \\\n\t0x040478UL\n#define NCSI_REG_DBG_SHIFT \\\n\t0x04047cUL\n#define NCSI_REG_DBG_FORCE_VALID \\\n\t0x040480UL\n#define NCSI_REG_DBG_FORCE_FRAME \\\n\t0x040484UL\n#define GRC_REG_DBG_SELECT \\\n\t0x0500a4UL\n#define GRC_REG_DBG_DWORD_ENABLE \\\n\t0x0500a8UL\n#define GRC_REG_DBG_SHIFT \\\n\t0x0500acUL\n#define GRC_REG_DBG_FORCE_VALID\t\\\n\t0x0500b0UL\n#define GRC_REG_DBG_FORCE_FRAME\t\\\n\t0x0500b4UL\n#define UMAC_REG_DBG_SELECT_K2_E5 \\\n\t0x051094UL\n#define UMAC_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x051098UL\n#define UMAC_REG_DBG_SHIFT_K2_E5 \\\n\t0x05109cUL\n#define UMAC_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x0510a0UL\n#define UMAC_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x0510a4UL\n#define MCP2_REG_DBG_SELECT \\\n\t0x052400UL\n#define MCP2_REG_DBG_DWORD_ENABLE \\\n\t0x052404UL\n#define MCP2_REG_DBG_SHIFT \\\n\t0x052408UL\n#define MCP2_REG_DBG_FORCE_VALID \\\n\t0x052440UL\n#define MCP2_REG_DBG_FORCE_FRAME \\\n\t0x052444UL\n#define PCIE_REG_DBG_SELECT \\\n\t0x0547e8UL\n#define PCIE_REG_DBG_DWORD_ENABLE \\\n\t0x0547ecUL\n#define PCIE_REG_DBG_SHIFT \\\n\t0x0547f0UL\n#define PCIE_REG_DBG_FORCE_VALID \\\n\t0x0547f4UL\n#define PCIE_REG_DBG_FORCE_FRAME \\\n\t0x0547f8UL\n#define DORQ_REG_DBG_SELECT \\\n\t0x100ad0UL\n#define DORQ_REG_DBG_DWORD_ENABLE \\\n\t0x100ad4UL\n#define DORQ_REG_DBG_SHIFT \\\n\t0x100ad8UL\n#define DORQ_REG_DBG_FORCE_VALID \\\n\t0x100adcUL\n#define DORQ_REG_DBG_FORCE_FRAME \\\n\t0x100ae0UL\n#define IGU_REG_DBG_SELECT \\\n\t0x181578UL\n#define IGU_REG_DBG_DWORD_ENABLE \\\n\t0x18157cUL\n#define IGU_REG_DBG_SHIFT \\\n\t0x181580UL\n#define IGU_REG_DBG_FORCE_VALID\t\\\n\t0x181584UL\n#define IGU_REG_DBG_FORCE_FRAME\t\\\n\t0x181588UL\n#define CAU_REG_DBG_SELECT \\\n\t0x1c0ea8UL\n#define CAU_REG_DBG_DWORD_ENABLE \\\n\t0x1c0eacUL\n#define CAU_REG_DBG_SHIFT \\\n\t0x1c0eb0UL\n#define CAU_REG_DBG_FORCE_VALID\t\\\n\t0x1c0eb4UL\n#define CAU_REG_DBG_FORCE_FRAME\t\\\n\t0x1c0eb8UL\n#define PRS_REG_DBG_SELECT \\\n\t0x1f0b6cUL\n#define PRS_REG_DBG_DWORD_ENABLE \\\n\t0x1f0b70UL\n#define PRS_REG_DBG_SHIFT \\\n\t0x1f0b74UL\n#define PRS_REG_DBG_FORCE_VALID\t\\\n\t0x1f0ba0UL\n#define PRS_REG_DBG_FORCE_FRAME\t\\\n\t0x1f0ba4UL\n#define CNIG_REG_DBG_SELECT_K2_E5 \\\n\t0x218254UL\n#define CNIG_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x218258UL\n#define CNIG_REG_DBG_SHIFT_K2_E5 \\\n\t0x21825cUL\n#define CNIG_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x218260UL\n#define CNIG_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x218264UL\n#define PRM_REG_DBG_SELECT \\\n\t0x2306a8UL\n#define PRM_REG_DBG_DWORD_ENABLE \\\n\t0x2306acUL\n#define PRM_REG_DBG_SHIFT \\\n\t0x2306b0UL\n#define PRM_REG_DBG_FORCE_VALID\t\\\n\t0x2306b4UL\n#define PRM_REG_DBG_FORCE_FRAME\t\\\n\t0x2306b8UL\n#define SRC_REG_DBG_SELECT \\\n\t0x238700UL\n#define SRC_REG_DBG_DWORD_ENABLE \\\n\t0x238704UL\n#define SRC_REG_DBG_SHIFT \\\n\t0x238708UL\n#define SRC_REG_DBG_FORCE_VALID\t\\\n\t0x23870cUL\n#define SRC_REG_DBG_FORCE_FRAME\t\\\n\t0x238710UL\n#define RSS_REG_DBG_SELECT \\\n\t0x238c4cUL\n#define RSS_REG_DBG_DWORD_ENABLE \\\n\t0x238c50UL\n#define RSS_REG_DBG_SHIFT \\\n\t0x238c54UL\n#define RSS_REG_DBG_FORCE_VALID\t\\\n\t0x238c58UL\n#define RSS_REG_DBG_FORCE_FRAME\t\\\n\t0x238c5cUL\n#define RPB_REG_DBG_SELECT \\\n\t0x23c728UL\n#define RPB_REG_DBG_DWORD_ENABLE \\\n\t0x23c72cUL\n#define RPB_REG_DBG_SHIFT \\\n\t0x23c730UL\n#define RPB_REG_DBG_FORCE_VALID\t\\\n\t0x23c734UL\n#define RPB_REG_DBG_FORCE_FRAME\t\\\n\t0x23c738UL\n#define PSWRQ2_REG_DBG_SELECT \\\n\t0x240100UL\n#define PSWRQ2_REG_DBG_DWORD_ENABLE \\\n\t0x240104UL\n#define PSWRQ2_REG_DBG_SHIFT \\\n\t0x240108UL\n#define PSWRQ2_REG_DBG_FORCE_VALID \\\n\t0x24010cUL\n#define PSWRQ2_REG_DBG_FORCE_FRAME \\\n\t0x240110UL\n#define PSWRQ_REG_DBG_SELECT \\\n\t0x280020UL\n#define PSWRQ_REG_DBG_DWORD_ENABLE \\\n\t0x280024UL\n#define PSWRQ_REG_DBG_SHIFT \\\n\t0x280028UL\n#define PSWRQ_REG_DBG_FORCE_VALID \\\n\t0x28002cUL\n#define PSWRQ_REG_DBG_FORCE_FRAME \\\n\t0x280030UL\n#define PSWWR_REG_DBG_SELECT \\\n\t0x29a084UL\n#define PSWWR_REG_DBG_DWORD_ENABLE \\\n\t0x29a088UL\n#define PSWWR_REG_DBG_SHIFT \\\n\t0x29a08cUL\n#define PSWWR_REG_DBG_FORCE_VALID \\\n\t0x29a090UL\n#define PSWWR_REG_DBG_FORCE_FRAME \\\n\t0x29a094UL\n#define PSWRD_REG_DBG_SELECT \\\n\t0x29c040UL\n#define PSWRD_REG_DBG_DWORD_ENABLE \\\n\t0x29c044UL\n#define PSWRD_REG_DBG_SHIFT \\\n\t0x29c048UL\n#define PSWRD_REG_DBG_FORCE_VALID \\\n\t0x29c04cUL\n#define PSWRD_REG_DBG_FORCE_FRAME \\\n\t0x29c050UL\n#define PSWRD2_REG_DBG_SELECT \\\n\t0x29d400UL\n#define PSWRD2_REG_DBG_DWORD_ENABLE \\\n\t0x29d404UL\n#define PSWRD2_REG_DBG_SHIFT \\\n\t0x29d408UL\n#define PSWRD2_REG_DBG_FORCE_VALID \\\n\t0x29d40cUL\n#define PSWRD2_REG_DBG_FORCE_FRAME \\\n\t0x29d410UL\n#define PSWHST2_REG_DBG_SELECT \\\n\t0x29e058UL\n#define PSWHST2_REG_DBG_DWORD_ENABLE \\\n\t0x29e05cUL\n#define PSWHST2_REG_DBG_SHIFT \\\n\t0x29e060UL\n#define PSWHST2_REG_DBG_FORCE_VALID \\\n\t0x29e064UL\n#define PSWHST2_REG_DBG_FORCE_FRAME \\\n\t0x29e068UL\n#define PSWHST_REG_DBG_SELECT \\\n\t0x2a0100UL\n#define PSWHST_REG_DBG_DWORD_ENABLE \\\n\t0x2a0104UL\n#define PSWHST_REG_DBG_SHIFT \\\n\t0x2a0108UL\n#define PSWHST_REG_DBG_FORCE_VALID \\\n\t0x2a010cUL\n#define PSWHST_REG_DBG_FORCE_FRAME \\\n\t0x2a0110UL\n#define PGLUE_B_REG_DBG_SELECT \\\n\t0x2a8400UL\n#define PGLUE_B_REG_DBG_DWORD_ENABLE \\\n\t0x2a8404UL\n#define PGLUE_B_REG_DBG_SHIFT \\\n\t0x2a8408UL\n#define PGLUE_B_REG_DBG_FORCE_VALID \\\n\t0x2a840cUL\n#define PGLUE_B_REG_DBG_FORCE_FRAME \\\n\t0x2a8410UL\n#define TM_REG_DBG_SELECT \\\n\t0x2c07a8UL\n#define TM_REG_DBG_DWORD_ENABLE\t\\\n\t0x2c07acUL\n#define TM_REG_DBG_SHIFT \\\n\t0x2c07b0UL\n#define TM_REG_DBG_FORCE_VALID \\\n\t0x2c07b4UL\n#define TM_REG_DBG_FORCE_FRAME \\\n\t0x2c07b8UL\n#define TCFC_REG_DBG_SELECT \\\n\t0x2d0500UL\n#define TCFC_REG_DBG_DWORD_ENABLE \\\n\t0x2d0504UL\n#define TCFC_REG_DBG_SHIFT \\\n\t0x2d0508UL\n#define TCFC_REG_DBG_FORCE_VALID \\\n\t0x2d050cUL\n#define TCFC_REG_DBG_FORCE_FRAME \\\n\t0x2d0510UL\n#define CCFC_REG_DBG_SELECT \\\n\t0x2e0500UL\n#define CCFC_REG_DBG_DWORD_ENABLE \\\n\t0x2e0504UL\n#define CCFC_REG_DBG_SHIFT \\\n\t0x2e0508UL\n#define CCFC_REG_DBG_FORCE_VALID \\\n\t0x2e050cUL\n#define CCFC_REG_DBG_FORCE_FRAME \\\n\t0x2e0510UL\n#define QM_REG_DBG_SELECT \\\n\t0x2f2e74UL\n#define QM_REG_DBG_DWORD_ENABLE\t\\\n\t0x2f2e78UL\n#define QM_REG_DBG_SHIFT \\\n\t0x2f2e7cUL\n#define QM_REG_DBG_FORCE_VALID \\\n\t0x2f2e80UL\n#define QM_REG_DBG_FORCE_FRAME \\\n\t0x2f2e84UL\n#define RDIF_REG_DBG_SELECT \\\n\t0x300500UL\n#define RDIF_REG_DBG_DWORD_ENABLE \\\n\t0x300504UL\n#define RDIF_REG_DBG_SHIFT \\\n\t0x300508UL\n#define RDIF_REG_DBG_FORCE_VALID \\\n\t0x30050cUL\n#define RDIF_REG_DBG_FORCE_FRAME \\\n\t0x300510UL\n#define TDIF_REG_DBG_SELECT \\\n\t0x310500UL\n#define TDIF_REG_DBG_DWORD_ENABLE \\\n\t0x310504UL\n#define TDIF_REG_DBG_SHIFT \\\n\t0x310508UL\n#define TDIF_REG_DBG_FORCE_VALID \\\n\t0x31050cUL\n#define TDIF_REG_DBG_FORCE_FRAME \\\n\t0x310510UL\n#define BRB_REG_DBG_SELECT \\\n\t0x340ed0UL\n#define BRB_REG_DBG_DWORD_ENABLE \\\n\t0x340ed4UL\n#define BRB_REG_DBG_SHIFT \\\n\t0x340ed8UL\n#define BRB_REG_DBG_FORCE_VALID\t\\\n\t0x340edcUL\n#define BRB_REG_DBG_FORCE_FRAME\t\\\n\t0x340ee0UL\n#define XYLD_REG_DBG_SELECT \\\n\t0x4c1600UL\n#define XYLD_REG_DBG_DWORD_ENABLE \\\n\t0x4c1604UL\n#define XYLD_REG_DBG_SHIFT \\\n\t0x4c1608UL\n#define XYLD_REG_DBG_FORCE_VALID \\\n\t0x4c160cUL\n#define XYLD_REG_DBG_FORCE_FRAME \\\n\t0x4c1610UL\n#define YULD_REG_DBG_SELECT_BB_K2 \\\n\t0x4c9600UL\n#define YULD_REG_DBG_DWORD_ENABLE_BB_K2 \\\n\t0x4c9604UL\n#define YULD_REG_DBG_SHIFT_BB_K2 \\\n\t0x4c9608UL\n#define YULD_REG_DBG_FORCE_VALID_BB_K2 \\\n\t0x4c960cUL\n#define YULD_REG_DBG_FORCE_FRAME_BB_K2 \\\n\t0x4c9610UL\n#define TMLD_REG_DBG_SELECT \\\n\t0x4d1600UL\n#define TMLD_REG_DBG_DWORD_ENABLE \\\n\t0x4d1604UL\n#define TMLD_REG_DBG_SHIFT \\\n\t0x4d1608UL\n#define TMLD_REG_DBG_FORCE_VALID \\\n\t0x4d160cUL\n#define TMLD_REG_DBG_FORCE_FRAME \\\n\t0x4d1610UL\n#define MULD_REG_DBG_SELECT \\\n\t0x4e1600UL\n#define MULD_REG_DBG_DWORD_ENABLE \\\n\t0x4e1604UL\n#define MULD_REG_DBG_SHIFT \\\n\t0x4e1608UL\n#define MULD_REG_DBG_FORCE_VALID \\\n\t0x4e160cUL\n#define MULD_REG_DBG_FORCE_FRAME \\\n\t0x4e1610UL\n#define NIG_REG_DBG_SELECT \\\n\t0x502140UL\n#define NIG_REG_DBG_DWORD_ENABLE \\\n\t0x502144UL\n#define NIG_REG_DBG_SHIFT \\\n\t0x502148UL\n#define NIG_REG_DBG_FORCE_VALID\t\\\n\t0x50214cUL\n#define NIG_REG_DBG_FORCE_FRAME\t\\\n\t0x502150UL\n#define BMB_REG_DBG_SELECT \\\n\t0x540a7cUL\n#define BMB_REG_DBG_DWORD_ENABLE \\\n\t0x540a80UL\n#define BMB_REG_DBG_SHIFT \\\n\t0x540a84UL\n#define BMB_REG_DBG_FORCE_VALID\t\\\n\t0x540a88UL\n#define BMB_REG_DBG_FORCE_FRAME\t\\\n\t0x540a8cUL\n#define PTU_REG_DBG_SELECT \\\n\t0x560100UL\n#define PTU_REG_DBG_DWORD_ENABLE \\\n\t0x560104UL\n#define PTU_REG_DBG_SHIFT \\\n\t0x560108UL\n#define PTU_REG_DBG_FORCE_VALID\t\\\n\t0x56010cUL\n#define PTU_REG_DBG_FORCE_FRAME\t\\\n\t0x560110UL\n#define CDU_REG_DBG_SELECT \\\n\t0x580704UL\n#define CDU_REG_DBG_DWORD_ENABLE \\\n\t0x580708UL\n#define CDU_REG_DBG_SHIFT \\\n\t0x58070cUL\n#define CDU_REG_DBG_FORCE_VALID\t\\\n\t0x580710UL\n#define CDU_REG_DBG_FORCE_FRAME\t\\\n\t0x580714UL\n#define WOL_REG_DBG_SELECT_K2_E5 \\\n\t0x600140UL\n#define WOL_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x600144UL\n#define WOL_REG_DBG_SHIFT_K2_E5 \\\n\t0x600148UL\n#define WOL_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x60014cUL\n#define WOL_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x600150UL\n#define BMBN_REG_DBG_SELECT_K2_E5 \\\n\t0x610140UL\n#define BMBN_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x610144UL\n#define BMBN_REG_DBG_SHIFT_K2_E5 \\\n\t0x610148UL\n#define BMBN_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x61014cUL\n#define BMBN_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x610150UL\n#define NWM_REG_DBG_SELECT_K2_E5 \\\n\t0x8000ecUL\n#define NWM_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x8000f0UL\n#define NWM_REG_DBG_SHIFT_K2_E5 \\\n\t0x8000f4UL\n#define NWM_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x8000f8UL\n#define NWM_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x8000fcUL\n#define PBF_REG_DBG_SELECT \\\n\t0xd80060UL\n#define PBF_REG_DBG_DWORD_ENABLE \\\n\t0xd80064UL\n#define PBF_REG_DBG_SHIFT \\\n\t0xd80068UL\n#define PBF_REG_DBG_FORCE_VALID\t\\\n\t0xd8006cUL\n#define PBF_REG_DBG_FORCE_FRAME\t\\\n\t0xd80070UL\n#define PBF_PB1_REG_DBG_SELECT \\\n\t0xda0728UL\n#define PBF_PB1_REG_DBG_DWORD_ENABLE \\\n\t0xda072cUL\n#define PBF_PB1_REG_DBG_SHIFT \\\n\t0xda0730UL\n#define PBF_PB1_REG_DBG_FORCE_VALID \\\n\t0xda0734UL\n#define PBF_PB1_REG_DBG_FORCE_FRAME \\\n\t0xda0738UL\n#define PBF_PB2_REG_DBG_SELECT \\\n\t0xda4728UL\n#define PBF_PB2_REG_DBG_DWORD_ENABLE \\\n\t0xda472cUL\n#define PBF_PB2_REG_DBG_SHIFT \\\n\t0xda4730UL\n#define PBF_PB2_REG_DBG_FORCE_VALID \\\n\t0xda4734UL\n#define PBF_PB2_REG_DBG_FORCE_FRAME \\\n\t0xda4738UL\n#define BTB_REG_DBG_SELECT \\\n\t0xdb08c8UL\n#define BTB_REG_DBG_DWORD_ENABLE \\\n\t0xdb08ccUL\n#define BTB_REG_DBG_SHIFT \\\n\t0xdb08d0UL\n#define BTB_REG_DBG_FORCE_VALID\t\\\n\t0xdb08d4UL\n#define BTB_REG_DBG_FORCE_FRAME\t\\\n\t0xdb08d8UL\n#define XSDM_REG_DBG_SELECT \\\n\t0xf80e28UL\n#define XSDM_REG_DBG_DWORD_ENABLE \\\n\t0xf80e2cUL\n#define XSDM_REG_DBG_SHIFT \\\n\t0xf80e30UL\n#define XSDM_REG_DBG_FORCE_VALID \\\n\t0xf80e34UL\n#define XSDM_REG_DBG_FORCE_FRAME \\\n\t0xf80e38UL\n#define YSDM_REG_DBG_SELECT \\\n\t0xf90e28UL\n#define YSDM_REG_DBG_DWORD_ENABLE \\\n\t0xf90e2cUL\n#define YSDM_REG_DBG_SHIFT \\\n\t0xf90e30UL\n#define YSDM_REG_DBG_FORCE_VALID \\\n\t0xf90e34UL\n#define YSDM_REG_DBG_FORCE_FRAME \\\n\t0xf90e38UL\n#define PSDM_REG_DBG_SELECT \\\n\t0xfa0e28UL\n#define PSDM_REG_DBG_DWORD_ENABLE \\\n\t0xfa0e2cUL\n#define PSDM_REG_DBG_SHIFT \\\n\t0xfa0e30UL\n#define PSDM_REG_DBG_FORCE_VALID \\\n\t0xfa0e34UL\n#define PSDM_REG_DBG_FORCE_FRAME \\\n\t0xfa0e38UL\n#define TSDM_REG_DBG_SELECT \\\n\t0xfb0e28UL\n#define TSDM_REG_DBG_DWORD_ENABLE \\\n\t0xfb0e2cUL\n#define TSDM_REG_DBG_SHIFT \\\n\t0xfb0e30UL\n#define TSDM_REG_DBG_FORCE_VALID \\\n\t0xfb0e34UL\n#define TSDM_REG_DBG_FORCE_FRAME \\\n\t0xfb0e38UL\n#define MSDM_REG_DBG_SELECT \\\n\t0xfc0e28UL\n#define MSDM_REG_DBG_DWORD_ENABLE \\\n\t0xfc0e2cUL\n#define MSDM_REG_DBG_SHIFT \\\n\t0xfc0e30UL\n#define MSDM_REG_DBG_FORCE_VALID \\\n\t0xfc0e34UL\n#define MSDM_REG_DBG_FORCE_FRAME \\\n\t0xfc0e38UL\n#define USDM_REG_DBG_SELECT \\\n\t0xfd0e28UL\n#define USDM_REG_DBG_DWORD_ENABLE \\\n\t0xfd0e2cUL\n#define USDM_REG_DBG_SHIFT \\\n\t0xfd0e30UL\n#define USDM_REG_DBG_FORCE_VALID \\\n\t0xfd0e34UL\n#define USDM_REG_DBG_FORCE_FRAME \\\n\t0xfd0e38UL\n#define XCM_REG_DBG_SELECT \\\n\t0x1000040UL\n#define XCM_REG_DBG_DWORD_ENABLE \\\n\t0x1000044UL\n#define XCM_REG_DBG_SHIFT \\\n\t0x1000048UL\n#define XCM_REG_DBG_FORCE_VALID\t\\\n\t0x100004cUL\n#define XCM_REG_DBG_FORCE_FRAME\t\\\n\t0x1000050UL\n#define YCM_REG_DBG_SELECT \\\n\t0x1080040UL\n#define YCM_REG_DBG_DWORD_ENABLE \\\n\t0x1080044UL\n#define YCM_REG_DBG_SHIFT \\\n\t0x1080048UL\n#define YCM_REG_DBG_FORCE_VALID\t\\\n\t0x108004cUL\n#define YCM_REG_DBG_FORCE_FRAME\t\\\n\t0x1080050UL\n#define PCM_REG_DBG_SELECT \\\n\t0x1100040UL\n#define PCM_REG_DBG_DWORD_ENABLE \\\n\t0x1100044UL\n#define PCM_REG_DBG_SHIFT \\\n\t0x1100048UL\n#define PCM_REG_DBG_FORCE_VALID\t\\\n\t0x110004cUL\n#define PCM_REG_DBG_FORCE_FRAME\t\\\n\t0x1100050UL\n#define TCM_REG_DBG_SELECT \\\n\t0x1180040UL\n#define TCM_REG_DBG_DWORD_ENABLE \\\n\t0x1180044UL\n#define TCM_REG_DBG_SHIFT \\\n\t0x1180048UL\n#define TCM_REG_DBG_FORCE_VALID\t\\\n\t0x118004cUL\n#define TCM_REG_DBG_FORCE_FRAME\t\\\n\t0x1180050UL\n#define MCM_REG_DBG_SELECT \\\n\t0x1200040UL\n#define MCM_REG_DBG_DWORD_ENABLE \\\n\t0x1200044UL\n#define MCM_REG_DBG_SHIFT \\\n\t0x1200048UL\n#define MCM_REG_DBG_FORCE_VALID\t\\\n\t0x120004cUL\n#define MCM_REG_DBG_FORCE_FRAME\t\\\n\t0x1200050UL\n#define UCM_REG_DBG_SELECT \\\n\t0x1280050UL\n#define UCM_REG_DBG_DWORD_ENABLE \\\n\t0x1280054UL\n#define UCM_REG_DBG_SHIFT \\\n\t0x1280058UL\n#define UCM_REG_DBG_FORCE_VALID\t\\\n\t0x128005cUL\n#define UCM_REG_DBG_FORCE_FRAME\t\\\n\t0x1280060UL\n#define XSEM_REG_DBG_SELECT \\\n\t0x1401528UL\n#define XSEM_REG_DBG_DWORD_ENABLE \\\n\t0x140152cUL\n#define XSEM_REG_DBG_SHIFT \\\n\t0x1401530UL\n#define XSEM_REG_DBG_FORCE_VALID \\\n\t0x1401534UL\n#define XSEM_REG_DBG_FORCE_FRAME \\\n\t0x1401538UL\n#define YSEM_REG_DBG_SELECT \\\n\t0x1501528UL\n#define YSEM_REG_DBG_DWORD_ENABLE \\\n\t0x150152cUL\n#define YSEM_REG_DBG_SHIFT \\\n\t0x1501530UL\n#define YSEM_REG_DBG_FORCE_VALID \\\n\t0x1501534UL\n#define YSEM_REG_DBG_FORCE_FRAME \\\n\t0x1501538UL\n#define PSEM_REG_DBG_SELECT \\\n\t0x1601528UL\n#define PSEM_REG_DBG_DWORD_ENABLE \\\n\t0x160152cUL\n#define PSEM_REG_DBG_SHIFT \\\n\t0x1601530UL\n#define PSEM_REG_DBG_FORCE_VALID \\\n\t0x1601534UL\n#define PSEM_REG_DBG_FORCE_FRAME \\\n\t0x1601538UL\n#define TSEM_REG_DBG_SELECT \\\n\t0x1701528UL\n#define TSEM_REG_DBG_DWORD_ENABLE \\\n\t0x170152cUL\n#define TSEM_REG_DBG_SHIFT \\\n\t0x1701530UL\n#define TSEM_REG_DBG_FORCE_VALID \\\n\t0x1701534UL\n#define TSEM_REG_DBG_FORCE_FRAME \\\n\t0x1701538UL\n#define DORQ_REG_PF_USAGE_CNT \\\n\t0x1009c0UL\n#define DORQ_REG_PF_OVFL_STICKY\t\\\n\t0x1009d0UL\n#define DORQ_REG_DPM_FORCE_ABORT \\\n\t0x1009d8UL\n#define DORQ_REG_INT_STS \\\n\t0x100180UL\n#define DORQ_REG_INT_STS_ADDRESS_ERROR \\\n\t(0x1UL << 0)\n#define DORQ_REG_INT_STS_WR \\\n\t0x100188UL\n#define DORQ_REG_DB_DROP_DETAILS_REL \\\n\t0x100a28UL\n#define DORQ_REG_INT_STS_ADDRESS_ERROR_SHIFT \\\n\t0\n#define DORQ_REG_INT_STS_DB_DROP \\\n\t\t(0x1UL << 1)\n#define DORQ_REG_INT_STS_DB_DROP_SHIFT \\\n\t1\n#define DORQ_REG_INT_STS_DORQ_FIFO_OVFL_ERR \\\n\t\t(0x1UL << 2)\n#define DORQ_REG_INT_STS_DORQ_FIFO_OVFL_ERR_SHIFT \\\n\t2\n#define DORQ_REG_INT_STS_DORQ_FIFO_AFULL\\\n\t\t(0x1UL << 3)\n#define DORQ_REG_INT_STS_DORQ_FIFO_AFULL_SHIFT \\\n\t3\n#define DORQ_REG_INT_STS_CFC_BYP_VALIDATION_ERR \\\n\t\t(0x1UL << 4)\n#define DORQ_REG_INT_STS_CFC_BYP_VALIDATION_ERR_SHIFT \\\n\t4\n#define DORQ_REG_INT_STS_CFC_LD_RESP_ERR \\\n\t\t(0x1UL << 5)\n#define DORQ_REG_INT_STS_CFC_LD_RESP_ERR_SHIFT \\\n\t5\n#define DORQ_REG_INT_STS_XCM_DONE_CNT_ERR \\\n\t\t(0x1UL << 6)\n#define DORQ_REG_INT_STS_XCM_DONE_CNT_ERR_SHIFT\t\\\n\t6\n#define DORQ_REG_INT_STS_CFC_LD_REQ_FIFO_OVFL_ERR \\\n\t\t(0x1UL << 7)\n#define DORQ_REG_INT_STS_CFC_LD_REQ_FIFO_OVFL_ERR_SHIFT\t\\\n\t7\n#define DORQ_REG_INT_STS_CFC_LD_REQ_FIFO_UNDER_ERR \\\n\t\t(0x1UL << 8)\n#define DORQ_REG_INT_STS_CFC_LD_REQ_FIFO_UNDER_ERR_SHIFT \\\n\t8\n#define DORQ_REG_DB_DROP_DETAILS_REASON\t\\\n\t0x100a20UL\n#define MSEM_REG_DBG_SELECT \\\n\t0x1801528UL\n#define MSEM_REG_DBG_DWORD_ENABLE \\\n\t0x180152cUL\n#define MSEM_REG_DBG_SHIFT \\\n\t0x1801530UL\n#define MSEM_REG_DBG_FORCE_VALID \\\n\t0x1801534UL\n#define MSEM_REG_DBG_FORCE_FRAME \\\n\t0x1801538UL\n#define USEM_REG_DBG_SELECT \\\n\t0x1901528UL\n#define USEM_REG_DBG_DWORD_ENABLE \\\n\t0x190152cUL\n#define USEM_REG_DBG_SHIFT \\\n\t0x1901530UL\n#define USEM_REG_DBG_FORCE_VALID \\\n\t0x1901534UL\n#define USEM_REG_DBG_FORCE_FRAME \\\n\t0x1901538UL\n#define NWS_REG_DBG_SELECT_K2_E5 \\\n\t0x700128UL\n#define NWS_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x70012cUL\n#define NWS_REG_DBG_SHIFT_K2_E5 \\\n\t0x700130UL\n#define NWS_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x700134UL\n#define NWS_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x700138UL\n#define MS_REG_DBG_SELECT_K2_E5 \\\n\t0x6a0228UL\n#define MS_REG_DBG_DWORD_ENABLE_K2_E5 \\\n\t0x6a022cUL\n#define MS_REG_DBG_SHIFT_K2_E5 \\\n\t0x6a0230UL\n#define MS_REG_DBG_FORCE_VALID_K2_E5 \\\n\t0x6a0234UL\n#define MS_REG_DBG_FORCE_FRAME_K2_E5 \\\n\t0x6a0238UL\n#define PCIE_REG_DBG_COMMON_SELECT_K2_E5 \\\n\t0x054398UL\n#define PCIE_REG_DBG_COMMON_DWORD_ENABLE_K2_E5 \\\n\t0x05439cUL\n#define PCIE_REG_DBG_COMMON_SHIFT_K2_E5 \\\n\t0x0543a0UL\n#define PCIE_REG_DBG_COMMON_FORCE_VALID_K2_E5 \\\n\t0x0543a4UL\n#define PCIE_REG_DBG_COMMON_FORCE_FRAME_K2_E5 \\\n\t0x0543a8UL\n#define PTLD_REG_DBG_SELECT_E5 \\\n\t0x5a1600UL\n#define PTLD_REG_DBG_DWORD_ENABLE_E5 \\\n\t0x5a1604UL\n#define PTLD_REG_DBG_SHIFT_E5 \\\n\t0x5a1608UL\n#define PTLD_REG_DBG_FORCE_VALID_E5 \\\n\t0x5a160cUL\n#define PTLD_REG_DBG_FORCE_FRAME_E5 \\\n\t0x5a1610UL\n#define YPLD_REG_DBG_SELECT_E5 \\\n\t0x5c1600UL\n#define YPLD_REG_DBG_DWORD_ENABLE_E5 \\\n\t0x5c1604UL\n#define YPLD_REG_DBG_SHIFT_E5 \\\n\t0x5c1608UL\n#define YPLD_REG_DBG_FORCE_VALID_E5 \\\n\t0x5c160cUL\n#define YPLD_REG_DBG_FORCE_FRAME_E5 \\\n\t0x5c1610UL\n#define RGSRC_REG_DBG_SELECT_E5\t\\\n\t0x320040UL\n#define RGSRC_REG_DBG_DWORD_ENABLE_E5 \\\n\t0x320044UL\n#define RGSRC_REG_DBG_SHIFT_E5 \\\n\t0x320048UL\n#define RGSRC_REG_DBG_FORCE_VALID_E5 \\\n\t0x32004cUL\n#define RGSRC_REG_DBG_FORCE_FRAME_E5 \\\n\t0x320050UL\n#define TGSRC_REG_DBG_SELECT_E5\t\\\n\t0x322040UL\n#define TGSRC_REG_DBG_DWORD_ENABLE_E5 \\\n\t0x322044UL\n#define TGSRC_REG_DBG_SHIFT_E5 \\\n\t0x322048UL\n#define TGSRC_REG_DBG_FORCE_VALID_E5 \\\n\t0x32204cUL\n#define TGSRC_REG_DBG_FORCE_FRAME_E5 \\\n\t0x322050UL\n#define MISC_REG_RESET_PL_UA \\\n\t0x008050UL\n#define MISC_REG_RESET_PL_HV \\\n\t0x008060UL\n#define XCM_REG_CTX_RBC_ACCS \\\n\t0x1001800UL\n#define XCM_REG_AGG_CON_CTX \\\n\t0x1001804UL\n#define XCM_REG_SM_CON_CTX \\\n\t0x1001808UL\n#define YCM_REG_CTX_RBC_ACCS \\\n\t0x1081800UL\n#define YCM_REG_AGG_CON_CTX \\\n\t0x1081804UL\n#define YCM_REG_AGG_TASK_CTX \\\n\t0x1081808UL\n#define YCM_REG_SM_CON_CTX \\\n\t0x108180cUL\n#define YCM_REG_SM_TASK_CTX \\\n\t0x1081810UL\n#define PCM_REG_CTX_RBC_ACCS \\\n\t0x1101440UL\n#define PCM_REG_SM_CON_CTX \\\n\t0x1101444UL\n#define TCM_REG_CTX_RBC_ACCS \\\n\t0x11814c0UL\n#define TCM_REG_AGG_CON_CTX \\\n\t0x11814c4UL\n#define TCM_REG_AGG_TASK_CTX \\\n\t0x11814c8UL\n#define TCM_REG_SM_CON_CTX \\\n\t0x11814ccUL\n#define TCM_REG_SM_TASK_CTX \\\n\t0x11814d0UL\n#define MCM_REG_CTX_RBC_ACCS \\\n\t0x1201800UL\n#define MCM_REG_AGG_CON_CTX \\\n\t0x1201804UL\n#define MCM_REG_AGG_TASK_CTX \\\n\t0x1201808UL\n#define MCM_REG_SM_CON_CTX \\\n\t0x120180cUL\n#define MCM_REG_SM_TASK_CTX \\\n\t0x1201810UL\n#define UCM_REG_CTX_RBC_ACCS \\\n\t0x1281700UL\n#define UCM_REG_AGG_CON_CTX \\\n\t0x1281704UL\n#define UCM_REG_AGG_TASK_CTX \\\n\t0x1281708UL\n#define UCM_REG_SM_CON_CTX \\\n\t0x128170cUL\n#define UCM_REG_SM_TASK_CTX \\\n\t0x1281710UL\n#define XSEM_REG_SLOW_DBG_EMPTY_BB_K2\t\\\n\t0x1401140UL\n#define XSEM_REG_SYNC_DBG_EMPTY\t\\\n\t0x1401160UL\n#define XSEM_REG_SLOW_DBG_ACTIVE \\\n\t0x1401400UL\n#define XSEM_REG_SLOW_DBG_MODE \\\n\t0x1401404UL\n#define XSEM_REG_DBG_FRAME_MODE\t\\\n\t0x1401408UL\n#define XSEM_REG_DBG_GPRE_VECT \\\n\t0x1401410UL\n#define XSEM_REG_DBG_MODE1_CFG \\\n\t0x1401420UL\n#define XSEM_REG_FAST_MEMORY \\\n\t0x1440000UL\n#define YSEM_REG_SYNC_DBG_EMPTY\t\\\n\t0x1501160UL\n#define YSEM_REG_SLOW_DBG_ACTIVE \\\n\t0x1501400UL\n#define YSEM_REG_SLOW_DBG_MODE \\\n\t0x1501404UL\n#define YSEM_REG_DBG_FRAME_MODE\t\\\n\t0x1501408UL\n#define YSEM_REG_DBG_GPRE_VECT \\\n\t0x1501410UL\n#define YSEM_REG_DBG_MODE1_CFG \\\n\t0x1501420UL\n#define YSEM_REG_FAST_MEMORY \\\n\t0x1540000UL\n#define PSEM_REG_SLOW_DBG_EMPTY_BB_K2\t\\\n\t0x1601140UL\n#define PSEM_REG_SYNC_DBG_EMPTY\t\\\n\t0x1601160UL\n#define PSEM_REG_SLOW_DBG_ACTIVE \\\n\t0x1601400UL\n#define PSEM_REG_SLOW_DBG_MODE \\\n\t0x1601404UL\n#define PSEM_REG_DBG_FRAME_MODE\t\\\n\t0x1601408UL\n#define PSEM_REG_DBG_GPRE_VECT \\\n\t0x1601410UL\n#define PSEM_REG_DBG_MODE1_CFG \\\n\t0x1601420UL\n#define PSEM_REG_FAST_MEMORY \\\n\t0x1640000UL\n#define TSEM_REG_SLOW_DBG_EMPTY_BB_K2\t\\\n\t0x1701140UL\n#define TSEM_REG_SYNC_DBG_EMPTY\t\\\n\t0x1701160UL\n#define TSEM_REG_SLOW_DBG_ACTIVE \\\n\t0x1701400UL\n#define TSEM_REG_SLOW_DBG_MODE \\\n\t0x1701404UL\n#define TSEM_REG_DBG_FRAME_MODE\t\\\n\t0x1701408UL\n#define TSEM_REG_DBG_GPRE_VECT \\\n\t0x1701410UL\n#define TSEM_REG_DBG_MODE1_CFG \\\n\t0x1701420UL\n#define TSEM_REG_FAST_MEMORY \\\n\t0x1740000UL\n#define MSEM_REG_SLOW_DBG_EMPTY_BB_K2\t\\\n\t0x1801140UL\n#define MSEM_REG_SYNC_DBG_EMPTY\t\\\n\t0x1801160UL\n#define MSEM_REG_SLOW_DBG_ACTIVE \\\n\t0x1801400UL\n#define MSEM_REG_SLOW_DBG_MODE \\\n\t0x1801404UL\n#define MSEM_REG_DBG_FRAME_MODE\t\\\n\t0x1801408UL\n#define MSEM_REG_DBG_GPRE_VECT \\\n\t0x1801410UL\n#define MSEM_REG_DBG_MODE1_CFG \\\n\t0x1801420UL\n#define MSEM_REG_FAST_MEMORY \\\n\t0x1840000UL\n#define USEM_REG_SLOW_DBG_EMPTY_BB_K2\t\\\n\t0x1901140UL\n#define SEM_FAST_REG_INT_RAM_SIZE \\\n\t20480\n#define USEM_REG_SYNC_DBG_EMPTY\t\\\n\t0x1901160UL\n#define USEM_REG_SLOW_DBG_ACTIVE \\\n\t0x1901400UL\n#define USEM_REG_SLOW_DBG_MODE \\\n\t0x1901404UL\n#define USEM_REG_DBG_FRAME_MODE\t\\\n\t0x1901408UL\n#define USEM_REG_DBG_GPRE_VECT \\\n\t0x1901410UL\n#define USEM_REG_DBG_MODE1_CFG \\\n\t0x1901420UL\n#define USEM_REG_FAST_MEMORY \\\n\t0x1940000UL\n#define SEM_FAST_REG_DBG_MODE23_SRC_DISABLE \\\n\t0x000748UL\n#define SEM_FAST_REG_DBG_MODSRC_DISABLE \\\n\t0x00074cUL\n#define SEM_FAST_REG_DBG_MODE6_SRC_DISABLE \\\n\t0x000750UL\n#define SEM_FAST_REG_DEBUG_ACTIVE \\\n\t0x000740UL\n#define SEM_FAST_REG_INT_RAM \\\n\t0x020000UL\n#define SEM_FAST_REG_INT_RAM_SIZE_BB_K2 \\\n\t20480\n#define SEM_FAST_REG_RECORD_FILTER_ENABLE \\\n\t0x000768UL\n#define GRC_REG_TRACE_FIFO_VALID_DATA \\\n\t0x050064UL\n#define GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW \\\n\t0x05040cUL\n#define GRC_REG_PROTECTION_OVERRIDE_WINDOW \\\n\t0x050500UL\n#define IGU_REG_ERROR_HANDLING_MEMORY \\\n\t0x181520UL\n#define MCP_REG_CPU_MODE \\\n\t0xe05000UL\n#define MCP_REG_CPU_MODE_SOFT_HALT \\\n\t\t(0x1 << 10)\n#define BRB_REG_BIG_RAM_ADDRESS \\\n\t0x340800UL\n#define BRB_REG_BIG_RAM_DATA \\\n\t0x341500UL\n#define BRB_REG_BIG_RAM_DATA_SIZE \\\n\t64\n#define SEM_FAST_REG_STALL_0 \\\n\t0x000488UL\n#define SEM_FAST_REG_STALLED \\\n\t0x000494UL\n#define BTB_REG_BIG_RAM_ADDRESS \\\n\t0xdb0800UL\n#define BTB_REG_BIG_RAM_DATA \\\n\t0xdb0c00UL\n#define BMB_REG_BIG_RAM_ADDRESS \\\n\t0x540800UL\n#define BMB_REG_BIG_RAM_DATA \\\n\t0x540f00UL\n#define SEM_FAST_REG_STORM_REG_FILE \\\n\t0x008000UL\n#define RSS_REG_RSS_RAM_ADDR \\\n\t0x238c30UL\n#define MISCS_REG_BLOCK_256B_EN \\\n\t0x009074UL\n#define MCP_REG_SCRATCH_SIZE_BB_K2 \\\n\t57344\n#define MCP_REG_CPU_REG_FILE \\\n\t0xe05200UL\n#define MCP_REG_CPU_REG_FILE_SIZE \\\n\t32\n#define DBG_REG_DEBUG_TARGET \\\n\t0x01005cUL\n#define DBG_REG_FULL_MODE \\\n\t0x010060UL\n#define DBG_REG_CALENDAR_OUT_DATA \\\n\t0x010480UL\n#define GRC_REG_TRACE_FIFO \\\n\t0x050068UL\n#define IGU_REG_ERROR_HANDLING_DATA_VALID \\\n\t0x181530UL\n#define DBG_REG_DBG_BLOCK_ON \\\n\t0x010454UL\n#define DBG_REG_FILTER_ENABLE \\\n\t0x0109d0UL\n#define DBG_REG_FRAMING_MODE \\\n\t0x010058UL\n#define DBG_REG_TRIGGER_ENABLE \\\n\t0x01054cUL\n#define SEM_FAST_REG_VFC_DATA_WR \\\n\t0x000b40UL\n#define SEM_FAST_REG_VFC_ADDR \\\n\t0x000b44UL\n#define SEM_FAST_REG_VFC_DATA_RD \\\n\t0x000b48UL\n#define SEM_FAST_REG_VFC_STATUS\t\\\n\t0x000b4cUL\n#define RSS_REG_RSS_RAM_DATA \\\n\t0x238c20UL\n#define RSS_REG_RSS_RAM_DATA_SIZE \\\n\t4\n#define MISC_REG_BLOCK_256B_EN \\\n\t0x008c14UL\n#define NWS_REG_NWS_CMU_K2\t\\\n\t0x720000UL\n#define PHY_NW_IP_REG_PHY0_TOP_TBUS_ADDR_7_0_K2 \\\n\t0x000680UL\n#define PHY_NW_IP_REG_PHY0_TOP_TBUS_ADDR_15_8_K2 \\\n\t0x000684UL\n#define PHY_NW_IP_REG_PHY0_TOP_TBUS_DATA_7_0_K2 \\\n\t0x0006c0UL\n#define PHY_NW_IP_REG_PHY0_TOP_TBUS_DATA_11_8_K2 \\\n\t0x0006c4UL\n#define MS_REG_MS_CMU_K2 \\\n\t0x6a4000UL\n#define PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X130_K2 \\\n\t0x000208UL\n#define PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X131_K2 \\\n\t0x00020cUL\n#define PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X132_K2 \\\n\t0x000210UL\n#define PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X133_K2 \\\n\t0x000214UL\n#define PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X130_K2 \\\n\t0x000208UL\n#define PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X131_K2 \\\n\t0x00020cUL\n#define PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X132_K2 \\\n\t0x000210UL\n#define PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X133_K2 \\\n\t0x000214UL\n#define PHY_PCIE_REG_PHY0_K2 \\\n\t0x620000UL\n#define PHY_PCIE_REG_PHY1_K2 \\\n\t0x624000UL\n#define NIG_REG_ROCE_DUPLICATE_TO_HOST 0x5088f0UL\n#define NIG_REG_PPF_TO_ENGINE_SEL 0x508900UL\n#define NIG_REG_PPF_TO_ENGINE_SEL_SIZE 8\n#define PRS_REG_LIGHT_L2_ETHERTYPE_EN 0x1f0968UL\n#define NIG_REG_LLH_ENG_CLS_ENG_ID_TBL 0x501b90UL\n#define DORQ_REG_PF_DPM_ENABLE 0x100510UL\n#define DORQ_REG_PF_ICID_BIT_SHIFT_NORM\t0x100448UL\n#define DORQ_REG_PF_MIN_ADDR_REG1 0x100400UL\n#define DORQ_REG_PF_DPI_BIT_SHIFT 0x100450UL\n#define NIG_REG_RX_PTP_EN 0x501900UL\n#define NIG_REG_TX_PTP_EN 0x501904UL\n#define NIG_REG_LLH_PTP_TO_HOST\t0x501908UL\n#define NIG_REG_LLH_PTP_TO_MCP 0x50190cUL\n#define NIG_REG_PTP_SW_TXTSEN 0x501910UL\n#define NIG_REG_LLH_PTP_ETHERTYPE_1 0x501914UL\n#define NIG_REG_LLH_PTP_MAC_DA_2_LSB 0x501918UL\n#define NIG_REG_LLH_PTP_MAC_DA_2_MSB 0x50191cUL\n#define NIG_REG_LLH_PTP_PARAM_MASK 0x501920UL\n#define NIG_REG_LLH_PTP_RULE_MASK 0x501924UL\n#define NIG_REG_TX_LLH_PTP_PARAM_MASK 0x501928UL\n#define NIG_REG_TX_LLH_PTP_RULE_MASK 0x50192cUL\n#define NIG_REG_LLH_PTP_HOST_BUF_SEQID 0x501930UL\n#define NIG_REG_LLH_PTP_HOST_BUF_TS_LSB 0x501934UL\n#define NIG_REG_LLH_PTP_HOST_BUF_TS_MSB\t0x501938UL\n#define NIG_REG_LLH_PTP_MCP_BUF_SEQID 0x50193cUL\n#define NIG_REG_LLH_PTP_MCP_BUF_TS_LSB 0x501940UL\n#define NIG_REG_LLH_PTP_MCP_BUF_TS_MSB 0x501944UL\n#define NIG_REG_TX_LLH_PTP_BUF_SEQID 0x501948UL\n#define NIG_REG_TX_LLH_PTP_BUF_TS_LSB 0x50194cUL\n#define NIG_REG_TX_LLH_PTP_BUF_TS_MSB 0x501950UL\n#define NIG_REG_RX_PTP_TS_MSB_ERR 0x501954UL\n#define NIG_REG_TX_PTP_TS_MSB_ERR 0x501958UL\n#define NIG_REG_TSGEN_SYNC_TIME_LSB 0x5088c0UL\n#define NIG_REG_TSGEN_SYNC_TIME_MSB 0x5088c4UL\n#define NIG_REG_TSGEN_RST_DRIFT_CNTR 0x5088d8UL\n#define NIG_REG_TSGEN_DRIFT_CNTR_CONF 0x5088dcUL\n#define NIG_REG_TS_OUTPUT_ENABLE_PDA 0x508870UL\n#define NIG_REG_TIMESYNC_GEN_REG_BB 0x500d00UL\n#define NIG_REG_TSGEN_FREE_CNT_VALUE_LSB 0x5088a8UL\n#define NIG_REG_TSGEN_FREE_CNT_VALUE_MSB 0x5088acUL\n#define NIG_REG_PTP_LATCH_OSTS_PKT_TIME 0x509040UL\n#define PSWRQ2_REG_WR_MBS0 0x240400UL\n\n#define PGLUE_B_REG_PGL_ADDR_E8_F0_K2 0x2aaf98UL\n#define PGLUE_B_REG_PGL_ADDR_EC_F0_K2 0x2aaf9cUL\n#define PGLUE_B_REG_PGL_ADDR_F0_F0_K2 0x2aafa0UL\n#define PGLUE_B_REG_PGL_ADDR_F4_F0_K2 0x2aafa4UL\n#define PGLUE_B_REG_MASTER_WRITE_PAD_ENABLE 0x2aae30UL\n#define NIG_REG_TSGEN_FREECNT_UPDATE_K2 0x509008UL\n#define CNIG_REG_NIG_PORT0_CONF_K2 0x218200UL\n\n#define NIG_REG_TX_EDPM_CTRL 0x501f0cUL\n#define NIG_REG_TX_EDPM_CTRL_TX_EDPM_EN (0x1 << 0)\n#define NIG_REG_TX_EDPM_CTRL_TX_EDPM_EN_SHIFT 0\n#define NIG_REG_TX_EDPM_CTRL_TX_EDPM_TC_EN (0xff << 1)\n#define NIG_REG_TX_EDPM_CTRL_TX_EDPM_TC_EN_SHIFT 1\n\n#define PRS_REG_SEARCH_GFT 0x1f11bcUL\n#define PRS_REG_SEARCH_NON_IP_AS_GFT 0x1f11c0UL\n#define PRS_REG_CM_HDR_GFT 0x1f11c8UL\n#define PRS_REG_GFT_CAM 0x1f1100UL\n#define PRS_REG_GFT_PROFILE_MASK_RAM 0x1f1000UL\n#define PRS_REG_CM_HDR_GFT_EVENT_ID_SHIFT 0\n#define PRS_REG_CM_HDR_GFT_CM_HDR_SHIFT 8\n#define PRS_REG_LOAD_L2_FILTER 0x1f0198UL\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}