// Seed: 3880851927
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    output uwire id_13,
    output wand id_14,
    input tri1 id_15,
    input wire id_16,
    input supply0 id_17,
    input tri0 id_18,
    output wor id_19
);
  tri1 id_21 = 1;
  wire module_0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1
    , id_5,
    input wor id_2,
    output tri1 id_3
);
  assign id_1 = 1;
  always @(*) begin
    id_3 = 1'b0;
  end
  module_0(
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1
  );
endmodule
