// Seed: 1086282935
module module_0 (
    id_1,
    .id_3(id_2)
);
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.type_5 = 0;
  wire id_5;
  wire id_6 = id_6;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    output wand id_5,
    input supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    output logic id_12,
    output tri id_13
);
  wire id_15;
  initial id_12 <= id_6 > 1'h0;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
