0.7
2020.2
Apr 18 2022
15:53:03
/home/tnt3192a/documents/work/M1/S8/vhdl/zybo_tp5/zybo_tp5.sim/sim_1/synth/timing/xsim/test_registres_time_synth.v,1676022822,verilog,/home/tnt3192a/documents/work/M1/S8/vhdl/zybo_tp5/zybo_tp5.srcs/sim_1/imports/vhdl/test_registres.0.vhd,,,registres,,,,,,,,
/home/tnt3192a/documents/work/M1/S8/vhdl/zybo_tp5/zybo_tp5.srcs/sim_1/imports/vhdl/test_registres.0.vhd,1676022631,vhdl,,,,test_registres,,,,,,,,
