
Carga_DC_desarrollo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfa4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  0800c0b0  0800c0b0  0001c0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c430  0800c430  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800c430  0800c430  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c430  0800c430  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c430  0800c430  0001c430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c434  0800c434  0001c434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c438  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001574  200001ec  0800c624  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001760  0800c624  00021760  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY
 13 .debug_info   000183f2  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f10  00000000  00000000  0003864a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001708  00000000  00000000  0003c560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011ba  00000000  00000000  0003dc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bcdb  00000000  00000000  0003ee22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d3b0  00000000  00000000  0005aafd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000967d3  00000000  00000000  00077ead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000666c  00000000  00000000  0010e680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00114cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001ec 	.word	0x200001ec
 8000128:	00000000 	.word	0x00000000
 800012c:	0800c098 	.word	0x0800c098

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001f0 	.word	0x200001f0
 8000148:	0800c098 	.word	0x0800c098

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <LCD_I2C_cmd>:
#define SLAVE_ADDRESS_LCD  0x4e	//0x4E // change this according to ur setup 0x7e

/* Envia comando por LCD ---------------------------------------*/

void LCD_I2C_cmd(char cmd)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af02      	add	r7, sp, #8
 8000162:	4603      	mov	r3, r0
 8000164:	71fb      	strb	r3, [r7, #7]
  	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	f023 030f 	bic.w	r3, r3, #15
 800016c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800016e:	79fb      	ldrb	r3, [r7, #7]
 8000170:	011b      	lsls	r3, r3, #4
 8000172:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000174:	7bfb      	ldrb	r3, [r7, #15]
 8000176:	f043 030c 	orr.w	r3, r3, #12
 800017a:	b2db      	uxtb	r3, r3
 800017c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800017e:	7bfb      	ldrb	r3, [r7, #15]
 8000180:	f043 0308 	orr.w	r3, r3, #8
 8000184:	b2db      	uxtb	r3, r3
 8000186:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000188:	7bbb      	ldrb	r3, [r7, #14]
 800018a:	f043 030c 	orr.w	r3, r3, #12
 800018e:	b2db      	uxtb	r3, r3
 8000190:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000192:	7bbb      	ldrb	r3, [r7, #14]
 8000194:	f043 0308 	orr.w	r3, r3, #8
 8000198:	b2db      	uxtb	r3, r3
 800019a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800019c:	f107 0208 	add.w	r2, r7, #8
 80001a0:	2364      	movs	r3, #100	; 0x64
 80001a2:	9300      	str	r3, [sp, #0]
 80001a4:	2304      	movs	r3, #4
 80001a6:	214e      	movs	r1, #78	; 0x4e
 80001a8:	4804      	ldr	r0, [pc, #16]	; (80001bc <LCD_I2C_cmd+0x60>)
 80001aa:	f003 f97d 	bl	80034a8 <HAL_I2C_Master_Transmit>
	//while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
	HAL_Delay(1);
 80001ae:	2001      	movs	r0, #1
 80001b0:	f001 fda6 	bl	8001d00 <HAL_Delay>
}
 80001b4:	bf00      	nop
 80001b6:	3710      	adds	r7, #16
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	2000027c 	.word	0x2000027c

080001c0 <LCD_I2C_char>:

/* Envia dato por LCD ------------------------------------------*/

void LCD_I2C_char(char data)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b086      	sub	sp, #24
 80001c4:	af02      	add	r7, sp, #8
 80001c6:	4603      	mov	r3, r0
 80001c8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80001ca:	79fb      	ldrb	r3, [r7, #7]
 80001cc:	f023 030f 	bic.w	r3, r3, #15
 80001d0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80001d2:	79fb      	ldrb	r3, [r7, #7]
 80001d4:	011b      	lsls	r3, r3, #4
 80001d6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80001d8:	7bfb      	ldrb	r3, [r7, #15]
 80001da:	f043 030d 	orr.w	r3, r3, #13
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80001e2:	7bfb      	ldrb	r3, [r7, #15]
 80001e4:	f043 0309 	orr.w	r3, r3, #9
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80001ec:	7bbb      	ldrb	r3, [r7, #14]
 80001ee:	f043 030d 	orr.w	r3, r3, #13
 80001f2:	b2db      	uxtb	r3, r3
 80001f4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80001f6:	7bbb      	ldrb	r3, [r7, #14]
 80001f8:	f043 0309 	orr.w	r3, r3, #9
 80001fc:	b2db      	uxtb	r3, r3
 80001fe:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000200:	f107 0208 	add.w	r2, r7, #8
 8000204:	2364      	movs	r3, #100	; 0x64
 8000206:	9300      	str	r3, [sp, #0]
 8000208:	2304      	movs	r3, #4
 800020a:	214e      	movs	r1, #78	; 0x4e
 800020c:	4807      	ldr	r0, [pc, #28]	; (800022c <LCD_I2C_char+0x6c>)
 800020e:	f003 f94b 	bl	80034a8 <HAL_I2C_Master_Transmit>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000212:	bf00      	nop
 8000214:	4805      	ldr	r0, [pc, #20]	; (800022c <LCD_I2C_char+0x6c>)
 8000216:	f003 fa45 	bl	80036a4 <HAL_I2C_GetState>
 800021a:	4603      	mov	r3, r0
 800021c:	2b20      	cmp	r3, #32
 800021e:	d1f9      	bne.n	8000214 <LCD_I2C_char+0x54>
		//HAL_Delay(1);
}
 8000220:	bf00      	nop
 8000222:	bf00      	nop
 8000224:	3710      	adds	r7, #16
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	2000027c 	.word	0x2000027c

08000230 <LCD_I2C_init>:

/* Inicializa LCD -----------------------------------------------*/

void LCD_I2C_init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	LCD_I2C_cmd(0x02);
 8000234:	2002      	movs	r0, #2
 8000236:	f7ff ff91 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_cmd(0x28);
 800023a:	2028      	movs	r0, #40	; 0x28
 800023c:	f7ff ff8e 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_cmd(0x0c);
 8000240:	200c      	movs	r0, #12
 8000242:	f7ff ff8b 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_cmd(0x80);
 8000246:	2080      	movs	r0, #128	; 0x80
 8000248:	f7ff ff88 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_cmd(LCD_CLEAR);
 800024c:	2001      	movs	r0, #1
 800024e:	f7ff ff85 	bl	800015c <LCD_I2C_cmd>
}
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}

08000256 <LCD_I2C_write_text>:

/* Envia cadena de caracteres al LCD -----------------------------*/

void LCD_I2C_write_text(char *str)
{
 8000256:	b580      	push	{r7, lr}
 8000258:	b082      	sub	sp, #8
 800025a:	af00      	add	r7, sp, #0
 800025c:	6078      	str	r0, [r7, #4]
	while (*str) LCD_I2C_char(*str++);
 800025e:	e006      	b.n	800026e <LCD_I2C_write_text+0x18>
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	1c5a      	adds	r2, r3, #1
 8000264:	607a      	str	r2, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	4618      	mov	r0, r3
 800026a:	f7ff ffa9 	bl	80001c0 <LCD_I2C_char>
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d1f4      	bne.n	8000260 <LCD_I2C_write_text+0xa>
}
 8000276:	bf00      	nop
 8000278:	bf00      	nop
 800027a:	3708      	adds	r7, #8
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}

08000280 <keypad_init>:
GPIO_TypeDef* COL_3_Port = GPIOB;
GPIO_TypeDef* COL_4_Port = GPIOB;


void keypad_init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
  // Configure GPIO pins for keypad matrix
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	463b      	mov	r3, r7
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = ROW_1_Pin | ROW_2_Pin | ROW_3_Pin | ROW_4_Pin;
 8000292:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000296:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000298:	2300      	movs	r3, #0
 800029a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800029c:	2301      	movs	r3, #1
 800029e:	60bb      	str	r3, [r7, #8]
  	  HAL_GPIO_Init(ROW_1_Port, &GPIO_InitStruct);
 80002a0:	4b21      	ldr	r3, [pc, #132]	; (8000328 <keypad_init+0xa8>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	463a      	mov	r2, r7
 80002a6:	4611      	mov	r1, r2
 80002a8:	4618      	mov	r0, r3
 80002aa:	f002 fdd5 	bl	8002e58 <HAL_GPIO_Init>
	  HAL_GPIO_Init(ROW_2_Port, &GPIO_InitStruct);
 80002ae:	4b1f      	ldr	r3, [pc, #124]	; (800032c <keypad_init+0xac>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	463a      	mov	r2, r7
 80002b4:	4611      	mov	r1, r2
 80002b6:	4618      	mov	r0, r3
 80002b8:	f002 fdce 	bl	8002e58 <HAL_GPIO_Init>
	  HAL_GPIO_Init(ROW_3_Port, &GPIO_InitStruct);
 80002bc:	4b1c      	ldr	r3, [pc, #112]	; (8000330 <keypad_init+0xb0>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	463a      	mov	r2, r7
 80002c2:	4611      	mov	r1, r2
 80002c4:	4618      	mov	r0, r3
 80002c6:	f002 fdc7 	bl	8002e58 <HAL_GPIO_Init>
	  HAL_GPIO_Init(ROW_4_Port, &GPIO_InitStruct);
 80002ca:	4b1a      	ldr	r3, [pc, #104]	; (8000334 <keypad_init+0xb4>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	463a      	mov	r2, r7
 80002d0:	4611      	mov	r1, r2
 80002d2:	4618      	mov	r0, r3
 80002d4:	f002 fdc0 	bl	8002e58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = COL_1_Pin | COL_2_Pin | COL_3_Pin | COL_4_Pin;
 80002d8:	f640 4303 	movw	r3, #3075	; 0xc03
 80002dc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002de:	2301      	movs	r3, #1
 80002e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e2:	2302      	movs	r3, #2
 80002e4:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(COL_1_Port, &GPIO_InitStruct);
 80002e6:	4b14      	ldr	r3, [pc, #80]	; (8000338 <keypad_init+0xb8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	463a      	mov	r2, r7
 80002ec:	4611      	mov	r1, r2
 80002ee:	4618      	mov	r0, r3
 80002f0:	f002 fdb2 	bl	8002e58 <HAL_GPIO_Init>
	  HAL_GPIO_Init(COL_2_Port, &GPIO_InitStruct);
 80002f4:	4b11      	ldr	r3, [pc, #68]	; (800033c <keypad_init+0xbc>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	463a      	mov	r2, r7
 80002fa:	4611      	mov	r1, r2
 80002fc:	4618      	mov	r0, r3
 80002fe:	f002 fdab 	bl	8002e58 <HAL_GPIO_Init>
	  HAL_GPIO_Init(COL_3_Port, &GPIO_InitStruct);
 8000302:	4b0f      	ldr	r3, [pc, #60]	; (8000340 <keypad_init+0xc0>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	463a      	mov	r2, r7
 8000308:	4611      	mov	r1, r2
 800030a:	4618      	mov	r0, r3
 800030c:	f002 fda4 	bl	8002e58 <HAL_GPIO_Init>
	  HAL_GPIO_Init(COL_4_Port, &GPIO_InitStruct);
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <keypad_init+0xc4>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	463a      	mov	r2, r7
 8000316:	4611      	mov	r1, r2
 8000318:	4618      	mov	r0, r3
 800031a:	f002 fd9d 	bl	8002e58 <HAL_GPIO_Init>
}
 800031e:	bf00      	nop
 8000320:	3710      	adds	r7, #16
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	20000000 	.word	0x20000000
 800032c:	20000004 	.word	0x20000004
 8000330:	20000008 	.word	0x20000008
 8000334:	2000000c 	.word	0x2000000c
 8000338:	20000010 	.word	0x20000010
 800033c:	20000014 	.word	0x20000014
 8000340:	20000018 	.word	0x20000018
 8000344:	2000001c 	.word	0x2000001c

08000348 <keypad_scan>:
char keypad_scan(void)
{
 8000348:	b590      	push	{r4, r7, lr}
 800034a:	b087      	sub	sp, #28
 800034c:	af00      	add	r7, sp, #0
  char keys[4][4] = {{'1', '2', '3', 'C'},
 800034e:	4b6f      	ldr	r3, [pc, #444]	; (800050c <keypad_scan+0x1c4>)
 8000350:	1d3c      	adds	r4, r7, #4
 8000352:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000354:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                     {'4', '5', '6', 'V'},
                     {'7', '8', '9', 'R'},
                     {'D', '0', 'K', 'P'}};

  for(int i = 0; i < 4; i++)
 8000358:	2300      	movs	r3, #0
 800035a:	617b      	str	r3, [r7, #20]
 800035c:	e0cc      	b.n	80004f8 <keypad_scan+0x1b0>
  {
    // Set current column as output and low
    switch(i)
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	2b03      	cmp	r3, #3
 8000362:	f200 8087 	bhi.w	8000474 <keypad_scan+0x12c>
 8000366:	a201      	add	r2, pc, #4	; (adr r2, 800036c <keypad_scan+0x24>)
 8000368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800036c:	0800037d 	.word	0x0800037d
 8000370:	080003bb 	.word	0x080003bb
 8000374:	080003f9 	.word	0x080003f9
 8000378:	08000437 	.word	0x08000437
    {
      case 0:
        HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_RESET);
 800037c:	4b64      	ldr	r3, [pc, #400]	; (8000510 <keypad_scan+0x1c8>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	2200      	movs	r2, #0
 8000382:	2101      	movs	r1, #1
 8000384:	4618      	mov	r0, r3
 8000386:	f002 ff02 	bl	800318e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_SET);
 800038a:	4b62      	ldr	r3, [pc, #392]	; (8000514 <keypad_scan+0x1cc>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	2201      	movs	r2, #1
 8000390:	2102      	movs	r1, #2
 8000392:	4618      	mov	r0, r3
 8000394:	f002 fefb 	bl	800318e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_SET);
 8000398:	4b5f      	ldr	r3, [pc, #380]	; (8000518 <keypad_scan+0x1d0>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	2201      	movs	r2, #1
 800039e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003a2:	4618      	mov	r0, r3
 80003a4:	f002 fef3 	bl	800318e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_SET);
 80003a8:	4b5c      	ldr	r3, [pc, #368]	; (800051c <keypad_scan+0x1d4>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2201      	movs	r2, #1
 80003ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003b2:	4618      	mov	r0, r3
 80003b4:	f002 feeb 	bl	800318e <HAL_GPIO_WritePin>
        break;
 80003b8:	e05c      	b.n	8000474 <keypad_scan+0x12c>

      case 1:
        HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_SET);
 80003ba:	4b55      	ldr	r3, [pc, #340]	; (8000510 <keypad_scan+0x1c8>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	2201      	movs	r2, #1
 80003c0:	2101      	movs	r1, #1
 80003c2:	4618      	mov	r0, r3
 80003c4:	f002 fee3 	bl	800318e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_RESET);
 80003c8:	4b52      	ldr	r3, [pc, #328]	; (8000514 <keypad_scan+0x1cc>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2200      	movs	r2, #0
 80003ce:	2102      	movs	r1, #2
 80003d0:	4618      	mov	r0, r3
 80003d2:	f002 fedc 	bl	800318e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_SET);
 80003d6:	4b50      	ldr	r3, [pc, #320]	; (8000518 <keypad_scan+0x1d0>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	2201      	movs	r2, #1
 80003dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003e0:	4618      	mov	r0, r3
 80003e2:	f002 fed4 	bl	800318e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_SET);
 80003e6:	4b4d      	ldr	r3, [pc, #308]	; (800051c <keypad_scan+0x1d4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003f0:	4618      	mov	r0, r3
 80003f2:	f002 fecc 	bl	800318e <HAL_GPIO_WritePin>
        break;
 80003f6:	e03d      	b.n	8000474 <keypad_scan+0x12c>

      case 2:
		HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_SET);
 80003f8:	4b45      	ldr	r3, [pc, #276]	; (8000510 <keypad_scan+0x1c8>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	2201      	movs	r2, #1
 80003fe:	2101      	movs	r1, #1
 8000400:	4618      	mov	r0, r3
 8000402:	f002 fec4 	bl	800318e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_SET);
 8000406:	4b43      	ldr	r3, [pc, #268]	; (8000514 <keypad_scan+0x1cc>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2201      	movs	r2, #1
 800040c:	2102      	movs	r1, #2
 800040e:	4618      	mov	r0, r3
 8000410:	f002 febd 	bl	800318e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_RESET);
 8000414:	4b40      	ldr	r3, [pc, #256]	; (8000518 <keypad_scan+0x1d0>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2200      	movs	r2, #0
 800041a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800041e:	4618      	mov	r0, r3
 8000420:	f002 feb5 	bl	800318e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_SET);
 8000424:	4b3d      	ldr	r3, [pc, #244]	; (800051c <keypad_scan+0x1d4>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	2201      	movs	r2, #1
 800042a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800042e:	4618      	mov	r0, r3
 8000430:	f002 fead 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8000434:	e01e      	b.n	8000474 <keypad_scan+0x12c>

	  case 3:
		HAL_GPIO_WritePin(COL_1_Port, COL_1_Pin, GPIO_PIN_SET);
 8000436:	4b36      	ldr	r3, [pc, #216]	; (8000510 <keypad_scan+0x1c8>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2201      	movs	r2, #1
 800043c:	2101      	movs	r1, #1
 800043e:	4618      	mov	r0, r3
 8000440:	f002 fea5 	bl	800318e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL_2_Port, COL_2_Pin, GPIO_PIN_SET);
 8000444:	4b33      	ldr	r3, [pc, #204]	; (8000514 <keypad_scan+0x1cc>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2201      	movs	r2, #1
 800044a:	2102      	movs	r1, #2
 800044c:	4618      	mov	r0, r3
 800044e:	f002 fe9e 	bl	800318e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL_3_Port, COL_3_Pin, GPIO_PIN_SET);
 8000452:	4b31      	ldr	r3, [pc, #196]	; (8000518 <keypad_scan+0x1d0>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2201      	movs	r2, #1
 8000458:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800045c:	4618      	mov	r0, r3
 800045e:	f002 fe96 	bl	800318e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL_4_Port, COL_4_Pin, GPIO_PIN_RESET);
 8000462:	4b2e      	ldr	r3, [pc, #184]	; (800051c <keypad_scan+0x1d4>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800046c:	4618      	mov	r0, r3
 800046e:	f002 fe8e 	bl	800318e <HAL_GPIO_WritePin>
		break;
 8000472:	bf00      	nop
    }
// Read current rows
	if(HAL_GPIO_ReadPin(ROW_1_Port, ROW_1_Pin) == GPIO_PIN_RESET)
 8000474:	4b2a      	ldr	r3, [pc, #168]	; (8000520 <keypad_scan+0x1d8>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800047c:	4618      	mov	r0, r3
 800047e:	f002 fe6f 	bl	8003160 <HAL_GPIO_ReadPin>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d104      	bne.n	8000492 <keypad_scan+0x14a>
	  return keys[0][i];
 8000488:	1d3a      	adds	r2, r7, #4
 800048a:	697b      	ldr	r3, [r7, #20]
 800048c:	4413      	add	r3, r2
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	e037      	b.n	8000502 <keypad_scan+0x1ba>
	if(HAL_GPIO_ReadPin(ROW_2_Port, ROW_2_Pin) == GPIO_PIN_RESET)
 8000492:	4b24      	ldr	r3, [pc, #144]	; (8000524 <keypad_scan+0x1dc>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800049a:	4618      	mov	r0, r3
 800049c:	f002 fe60 	bl	8003160 <HAL_GPIO_ReadPin>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d105      	bne.n	80004b2 <keypad_scan+0x16a>
	  return keys[1][i];
 80004a6:	f107 0208 	add.w	r2, r7, #8
 80004aa:	697b      	ldr	r3, [r7, #20]
 80004ac:	4413      	add	r3, r2
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	e027      	b.n	8000502 <keypad_scan+0x1ba>
	if(HAL_GPIO_ReadPin(ROW_3_Port, ROW_3_Pin) == GPIO_PIN_RESET)
 80004b2:	4b1d      	ldr	r3, [pc, #116]	; (8000528 <keypad_scan+0x1e0>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004ba:	4618      	mov	r0, r3
 80004bc:	f002 fe50 	bl	8003160 <HAL_GPIO_ReadPin>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d105      	bne.n	80004d2 <keypad_scan+0x18a>
	  return keys[2][i];
 80004c6:	f107 020c 	add.w	r2, r7, #12
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	4413      	add	r3, r2
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	e017      	b.n	8000502 <keypad_scan+0x1ba>
	if(HAL_GPIO_ReadPin(ROW_4_Port, ROW_4_Pin) == GPIO_PIN_RESET)
 80004d2:	4b16      	ldr	r3, [pc, #88]	; (800052c <keypad_scan+0x1e4>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004da:	4618      	mov	r0, r3
 80004dc:	f002 fe40 	bl	8003160 <HAL_GPIO_ReadPin>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d105      	bne.n	80004f2 <keypad_scan+0x1aa>
	  return keys[3][i];
 80004e6:	f107 0210 	add.w	r2, r7, #16
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	4413      	add	r3, r2
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	e007      	b.n	8000502 <keypad_scan+0x1ba>
  for(int i = 0; i < 4; i++)
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	3301      	adds	r3, #1
 80004f6:	617b      	str	r3, [r7, #20]
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	2b03      	cmp	r3, #3
 80004fc:	f77f af2f 	ble.w	800035e <keypad_scan+0x16>
  }
return 0; // No key pressed
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	371c      	adds	r7, #28
 8000506:	46bd      	mov	sp, r7
 8000508:	bd90      	pop	{r4, r7, pc}
 800050a:	bf00      	nop
 800050c:	0800c0b0 	.word	0x0800c0b0
 8000510:	20000010 	.word	0x20000010
 8000514:	20000014 	.word	0x20000014
 8000518:	20000018 	.word	0x20000018
 800051c:	2000001c 	.word	0x2000001c
 8000520:	20000000 	.word	0x20000000
 8000524:	20000004 	.word	0x20000004
 8000528:	20000008 	.word	0x20000008
 800052c:	2000000c 	.word	0x2000000c

08000530 <tipo_dato>:


uint8_t tipo_dato(char input){
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	71fb      	strb	r3, [r7, #7]
	if(input=='C'||input=='R'||input=='P')
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	2b43      	cmp	r3, #67	; 0x43
 800053e:	d005      	beq.n	800054c <tipo_dato+0x1c>
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	2b52      	cmp	r3, #82	; 0x52
 8000544:	d002      	beq.n	800054c <tipo_dato+0x1c>
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	2b50      	cmp	r3, #80	; 0x50
 800054a:	d101      	bne.n	8000550 <tipo_dato+0x20>
		return 2;
 800054c:	2302      	movs	r3, #2
 800054e:	e012      	b.n	8000576 <tipo_dato+0x46>
	if(input=='V')
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	2b56      	cmp	r3, #86	; 0x56
 8000554:	d101      	bne.n	800055a <tipo_dato+0x2a>
		return 3;
 8000556:	2303      	movs	r3, #3
 8000558:	e00d      	b.n	8000576 <tipo_dato+0x46>
	if(input=='D')
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	2b44      	cmp	r3, #68	; 0x44
 800055e:	d101      	bne.n	8000564 <tipo_dato+0x34>
		return 4;
 8000560:	2304      	movs	r3, #4
 8000562:	e008      	b.n	8000576 <tipo_dato+0x46>
	if(input>='0'&&input<='9')
 8000564:	79fb      	ldrb	r3, [r7, #7]
 8000566:	2b2f      	cmp	r3, #47	; 0x2f
 8000568:	d904      	bls.n	8000574 <tipo_dato+0x44>
 800056a:	79fb      	ldrb	r3, [r7, #7]
 800056c:	2b39      	cmp	r3, #57	; 0x39
 800056e:	d801      	bhi.n	8000574 <tipo_dato+0x44>
		return 1;
 8000570:	2301      	movs	r3, #1
 8000572:	e000      	b.n	8000576 <tipo_dato+0x46>
	else
		return 0;
 8000574:	2300      	movs	r3, #0
}
 8000576:	4618      	mov	r0, r3
 8000578:	370c      	adds	r7, #12
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f001 fb59 	bl	8001c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f967 	bl	800085c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 fb4d 	bl	8000c2c <MX_GPIO_Init>
  MX_DMA_Init();
 8000592:	f000 fb2d 	bl	8000bf0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000596:	f000 f9bf 	bl	8000918 <MX_ADC1_Init>
  MX_I2C1_Init();
 800059a:	f000 fa27 	bl	80009ec <MX_I2C1_Init>
  MX_TIM2_Init();
 800059e:	f000 fa8b 	bl	8000ab8 <MX_TIM2_Init>
  MX_SPI1_Init();
 80005a2:	f000 fa51 	bl	8000a48 <MX_SPI1_Init>
  MX_TIM3_Init();
 80005a6:	f000 fad5 	bl	8000b54 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80005aa:	f00a fb51 	bl	800ac50 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  enviar_spi_dac(0);
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 fc82 	bl	8000eb8 <enviar_spi_dac>
  keypad_init();
 80005b4:	f7ff fe64 	bl	8000280 <keypad_init>
  HAL_Delay(10);
 80005b8:	200a      	movs	r0, #10
 80005ba:	f001 fba1 	bl	8001d00 <HAL_Delay>
  LCD_I2C_init();
 80005be:	f7ff fe37 	bl	8000230 <LCD_I2C_init>

	//esto podria estar encapsulado
  	  LCD_I2C_cmd(LCD_LINEA1);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f7ff fdca 	bl	800015c <LCD_I2C_cmd>
	  LCD_I2C_write_text("   UTN FRP   ");
 80005c8:	4894      	ldr	r0, [pc, #592]	; (800081c <main+0x29c>)
 80005ca:	f7ff fe44 	bl	8000256 <LCD_I2C_write_text>
	  LCD_I2C_cmd(LCD_LINEA2);
 80005ce:	20c0      	movs	r0, #192	; 0xc0
 80005d0:	f7ff fdc4 	bl	800015c <LCD_I2C_cmd>
	  LCD_I2C_write_text("   Carga DC   ");
 80005d4:	4892      	ldr	r0, [pc, #584]	; (8000820 <main+0x2a0>)
 80005d6:	f7ff fe3e 	bl	8000256 <LCD_I2C_write_text>
	  LCD_I2C_cmd(LCD_LINEA4);
 80005da:	20d4      	movs	r0, #212	; 0xd4
 80005dc:	f7ff fdbe 	bl	800015c <LCD_I2C_cmd>
	  LCD_I2C_write_text("   A.Gotte/A.Jose   ");
 80005e0:	4890      	ldr	r0, [pc, #576]	; (8000824 <main+0x2a4>)
 80005e2:	f7ff fe38 	bl	8000256 <LCD_I2C_write_text>
	  HAL_Delay(4000);
 80005e6:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80005ea:	f001 fb89 	bl	8001d00 <HAL_Delay>
	  LCD_I2C_cmd(LCD_CLEAR);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f7ff fdb4 	bl	800015c <LCD_I2C_cmd>

  HAL_TIM_Base_Start_IT(&htim2);
 80005f4:	488c      	ldr	r0, [pc, #560]	; (8000828 <main+0x2a8>)
 80005f6:	f006 f871 	bl	80066dc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80005fa:	488c      	ldr	r0, [pc, #560]	; (800082c <main+0x2ac>)
 80005fc:	f006 f86e 	bl	80066dc <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, input_adc, 4);//cuelga el programa
 8000600:	2204      	movs	r2, #4
 8000602:	498b      	ldr	r1, [pc, #556]	; (8000830 <main+0x2b0>)
 8000604:	488b      	ldr	r0, [pc, #556]	; (8000834 <main+0x2b4>)
 8000606:	f001 fe2b 	bl	8002260 <HAL_ADC_Start_DMA>



	//se deberia hacer un POST

  char modo_carga = 'C';
 800060a:	2343      	movs	r3, #67	; 0x43
 800060c:	73fb      	strb	r3, [r7, #15]
  char input_valor[5]="";
 800060e:	2300      	movs	r3, #0
 8000610:	603b      	str	r3, [r7, #0]
 8000612:	2300      	movs	r3, #0
 8000614:	713b      	strb	r3, [r7, #4]
  //char buffer_val[20]="val:  NNNN [utm]";

  uint8_t cont_digitos_input_val = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	73bb      	strb	r3, [r7, #14]
  uint8_t flag_update_display = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	737b      	strb	r3, [r7, #13]
  uint16_t control_spi = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	813b      	strh	r3, [r7, #8]
  uint16_t set_point = 0;
 8000622:	2300      	movs	r3, #0
 8000624:	817b      	strh	r3, [r7, #10]
  //uint16_t temperatura_sensor = 0;
  enviar_spi_dac(control_spi);
 8000626:	893b      	ldrh	r3, [r7, #8]
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fc45 	bl	8000eb8 <enviar_spi_dac>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(flag_update_display_1_seg){//update display modo stand by
 800062e:	4b82      	ldr	r3, [pc, #520]	; (8000838 <main+0x2b8>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d016      	beq.n	8000664 <main+0xe4>

		  HAL_ADC_Start(&hadc1);
 8000636:	487f      	ldr	r0, [pc, #508]	; (8000834 <main+0x2b4>)
 8000638:	f001 fc5e 	bl	8001ef8 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 5);
 800063c:	2105      	movs	r1, #5
 800063e:	487d      	ldr	r0, [pc, #500]	; (8000834 <main+0x2b4>)
 8000640:	f001 fd08 	bl	8002054 <HAL_ADC_PollForConversion>
		  input_adc[0]=HAL_ADC_GetValue(&hadc1);
 8000644:	487b      	ldr	r0, [pc, #492]	; (8000834 <main+0x2b4>)
 8000646:	f001 fee9 	bl	800241c <HAL_ADC_GetValue>
 800064a:	4603      	mov	r3, r0
 800064c:	4a78      	ldr	r2, [pc, #480]	; (8000830 <main+0x2b0>)
 800064e:	6013      	str	r3, [r2, #0]
		  //display_update_stat(modo_carga,input_valor,input_adc[0]);
		  display_update_stat(modo_carga,input_valor,input_adc[0]);
 8000650:	4b77      	ldr	r3, [pc, #476]	; (8000830 <main+0x2b0>)
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	4639      	mov	r1, r7
 8000656:	7bfb      	ldrb	r3, [r7, #15]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 fcfd 	bl	8001058 <display_update_stat>
		  flag_update_display_1_seg=0;
 800065e:	4b76      	ldr	r3, [pc, #472]	; (8000838 <main+0x2b8>)
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
	  }

	  if(tipo_dato(input_keypad)==2){//tipo_dato()=2 si input es C,P,R,usb
 8000664:	4b75      	ldr	r3, [pc, #468]	; (800083c <main+0x2bc>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ff61 	bl	8000530 <tipo_dato>
 800066e:	4603      	mov	r3, r0
 8000670:	2b02      	cmp	r3, #2
 8000672:	f040 8098 	bne.w	80007a6 <main+0x226>
		  //ingresa a la configuracion de modo
		  flag_config=1;
 8000676:	4b72      	ldr	r3, [pc, #456]	; (8000840 <main+0x2c0>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]

		  while(flag_config){
 800067c:	e08e      	b.n	800079c <main+0x21c>
			  if(tipo_dato(input_keypad)==1 && cont_digitos_input_val<4){//tipo_dato()=1 si input es >=0 y <=9
 800067e:	4b6f      	ldr	r3, [pc, #444]	; (800083c <main+0x2bc>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff ff54 	bl	8000530 <tipo_dato>
 8000688:	4603      	mov	r3, r0
 800068a:	2b01      	cmp	r3, #1
 800068c:	d112      	bne.n	80006b4 <main+0x134>
 800068e:	7bbb      	ldrb	r3, [r7, #14]
 8000690:	2b03      	cmp	r3, #3
 8000692:	d80f      	bhi.n	80006b4 <main+0x134>
				  //input_valor[cont_digitos_input_val]=input_keypad;
				  agregar_digito(input_valor, input_keypad);
 8000694:	4b69      	ldr	r3, [pc, #420]	; (800083c <main+0x2bc>)
 8000696:	781a      	ldrb	r2, [r3, #0]
 8000698:	463b      	mov	r3, r7
 800069a:	4611      	mov	r1, r2
 800069c:	4618      	mov	r0, r3
 800069e:	f000 fbd9 	bl	8000e54 <agregar_digito>
				  input_keypad=0;
 80006a2:	4b66      	ldr	r3, [pc, #408]	; (800083c <main+0x2bc>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	701a      	strb	r2, [r3, #0]
				  cont_digitos_input_val++;
 80006a8:	7bbb      	ldrb	r3, [r7, #14]
 80006aa:	3301      	adds	r3, #1
 80006ac:	73bb      	strb	r3, [r7, #14]
				  flag_update_display=1;
 80006ae:	2301      	movs	r3, #1
 80006b0:	737b      	strb	r3, [r7, #13]
 80006b2:	e068      	b.n	8000786 <main+0x206>
			  }
			  else if(input_keypad=='D'&&cont_digitos_input_val>0){
 80006b4:	4b61      	ldr	r3, [pc, #388]	; (800083c <main+0x2bc>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b44      	cmp	r3, #68	; 0x44
 80006ba:	d10f      	bne.n	80006dc <main+0x15c>
 80006bc:	7bbb      	ldrb	r3, [r7, #14]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00c      	beq.n	80006dc <main+0x15c>
				  borrar_ultimo_digito(input_valor);
 80006c2:	463b      	mov	r3, r7
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fbe1 	bl	8000e8c <borrar_ultimo_digito>
				  input_keypad=0;
 80006ca:	4b5c      	ldr	r3, [pc, #368]	; (800083c <main+0x2bc>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
				  cont_digitos_input_val--;
 80006d0:	7bbb      	ldrb	r3, [r7, #14]
 80006d2:	3b01      	subs	r3, #1
 80006d4:	73bb      	strb	r3, [r7, #14]
				  flag_update_display=1;
 80006d6:	2301      	movs	r3, #1
 80006d8:	737b      	strb	r3, [r7, #13]
 80006da:	e054      	b.n	8000786 <main+0x206>
			  }
			  else if(input_keypad=='K'){
 80006dc:	4b57      	ldr	r3, [pc, #348]	; (800083c <main+0x2bc>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b4b      	cmp	r3, #75	; 0x4b
 80006e2:	d10f      	bne.n	8000704 <main+0x184>
				  input_keypad=0;
 80006e4:	4b55      	ldr	r3, [pc, #340]	; (800083c <main+0x2bc>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
				  //validar parametro ingresado
				  set_point=atoi(input_valor);
 80006ea:	463b      	mov	r3, r7
 80006ec:	4618      	mov	r0, r3
 80006ee:	f00a ff61 	bl	800b5b4 <atoi>
 80006f2:	4603      	mov	r3, r0
 80006f4:	817b      	strh	r3, [r7, #10]
				  flag_config=0;//sale del while y vuelve al super loop
 80006f6:	4b52      	ldr	r3, [pc, #328]	; (8000840 <main+0x2c0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
				  flag_update_display_1_seg=1;
 80006fc:	4b4e      	ldr	r3, [pc, #312]	; (8000838 <main+0x2b8>)
 80006fe:	2201      	movs	r2, #1
 8000700:	701a      	strb	r2, [r3, #0]
 8000702:	e040      	b.n	8000786 <main+0x206>
				  //validar parametro ingresado
			  }
			  else if(tipo_dato(input_keypad)==2){
 8000704:	4b4d      	ldr	r3, [pc, #308]	; (800083c <main+0x2bc>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ff11 	bl	8000530 <tipo_dato>
 800070e:	4603      	mov	r3, r0
 8000710:	2b02      	cmp	r3, #2
 8000712:	d108      	bne.n	8000726 <main+0x1a6>
				  modo_carga=input_keypad;//guardar el modo que se selecciono
 8000714:	4b49      	ldr	r3, [pc, #292]	; (800083c <main+0x2bc>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	73fb      	strb	r3, [r7, #15]
				  input_keypad=0;
 800071a:	4b48      	ldr	r3, [pc, #288]	; (800083c <main+0x2bc>)
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
				  //borrar buffer
				  flag_update_display=1;
 8000720:	2301      	movs	r3, #1
 8000722:	737b      	strb	r3, [r7, #13]
 8000724:	e02f      	b.n	8000786 <main+0x206>
			  }
			  else if(tipo_dato(input_keypad)==3){
 8000726:	4b45      	ldr	r3, [pc, #276]	; (800083c <main+0x2bc>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ff00 	bl	8000530 <tipo_dato>
 8000730:	4603      	mov	r3, r0
 8000732:	2b03      	cmp	r3, #3
 8000734:	d127      	bne.n	8000786 <main+0x206>
				  sprintf(str, "$USB#\n");//manda la solicitud de conexion
 8000736:	4943      	ldr	r1, [pc, #268]	; (8000844 <main+0x2c4>)
 8000738:	4843      	ldr	r0, [pc, #268]	; (8000848 <main+0x2c8>)
 800073a:	f00a fffb 	bl	800b734 <siprintf>
				  memset(buffer_usb, '\0',64);
 800073e:	2240      	movs	r2, #64	; 0x40
 8000740:	2100      	movs	r1, #0
 8000742:	4842      	ldr	r0, [pc, #264]	; (800084c <main+0x2cc>)
 8000744:	f00b f816 	bl	800b774 <memset>
				  CDC_Transmit_FS((uint8_t*) str, strlen(str));
 8000748:	483f      	ldr	r0, [pc, #252]	; (8000848 <main+0x2c8>)
 800074a:	f7ff fcff 	bl	800014c <strlen>
 800074e:	4603      	mov	r3, r0
 8000750:	b29b      	uxth	r3, r3
 8000752:	4619      	mov	r1, r3
 8000754:	483c      	ldr	r0, [pc, #240]	; (8000848 <main+0x2c8>)
 8000756:	f00a fb4f 	bl	800adf8 <CDC_Transmit_FS>
				  //un contador o delay
				  HAL_Delay(1000);
 800075a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800075e:	f001 facf 	bl	8001d00 <HAL_Delay>
				  if(buffer_usb[0]=='$' && buffer_usb[1]=='O' && buffer_usb[2]=='K' && buffer_usb[3]=='#'){//si responde la pc, entra al bucle
 8000762:	4b3a      	ldr	r3, [pc, #232]	; (800084c <main+0x2cc>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	2b24      	cmp	r3, #36	; 0x24
 8000768:	d10d      	bne.n	8000786 <main+0x206>
 800076a:	4b38      	ldr	r3, [pc, #224]	; (800084c <main+0x2cc>)
 800076c:	785b      	ldrb	r3, [r3, #1]
 800076e:	2b4f      	cmp	r3, #79	; 0x4f
 8000770:	d109      	bne.n	8000786 <main+0x206>
 8000772:	4b36      	ldr	r3, [pc, #216]	; (800084c <main+0x2cc>)
 8000774:	789b      	ldrb	r3, [r3, #2]
 8000776:	2b4b      	cmp	r3, #75	; 0x4b
 8000778:	d105      	bne.n	8000786 <main+0x206>
 800077a:	4b34      	ldr	r3, [pc, #208]	; (800084c <main+0x2cc>)
 800077c:	78db      	ldrb	r3, [r3, #3]
 800077e:	2b23      	cmp	r3, #35	; 0x23
 8000780:	d101      	bne.n	8000786 <main+0x206>
					  modo_usb();
 8000782:	f000 fdcb 	bl	800131c <modo_usb>
				  }
			  }
		  if(flag_update_display){
 8000786:	7b7b      	ldrb	r3, [r7, #13]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d007      	beq.n	800079c <main+0x21c>
			  display_update_conf(modo_carga,input_valor);
 800078c:	463a      	mov	r2, r7
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	4611      	mov	r1, r2
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fbc0 	bl	8000f18 <display_update_conf>
			  flag_update_display=0;
 8000798:	2300      	movs	r3, #0
 800079a:	737b      	strb	r3, [r7, #13]
		  while(flag_config){
 800079c:	4b28      	ldr	r3, [pc, #160]	; (8000840 <main+0x2c0>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	f47f af6c 	bne.w	800067e <main+0xfe>
		  }
		}//fin while config
	  }//fin if config
	  if(flag_on_off){
 80007a6:	4b2a      	ldr	r3, [pc, #168]	; (8000850 <main+0x2d0>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	f43f af3f 	beq.w	800062e <main+0xae>
		  //setting del modo de trabajo
		  while(flag_on_off){
 80007b0:	e025      	b.n	80007fe <main+0x27e>
			  if(flag_update_loop_control){
 80007b2:	4b28      	ldr	r3, [pc, #160]	; (8000854 <main+0x2d4>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d012      	beq.n	80007e0 <main+0x260>

					 control_spi=control_carga(modo_carga,adc2use[0],adc2use[1],set_point);
 80007ba:	4b27      	ldr	r3, [pc, #156]	; (8000858 <main+0x2d8>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	b299      	uxth	r1, r3
 80007c0:	4b25      	ldr	r3, [pc, #148]	; (8000858 <main+0x2d8>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	897b      	ldrh	r3, [r7, #10]
 80007c8:	7bf8      	ldrb	r0, [r7, #15]
 80007ca:	f000 ff75 	bl	80016b8 <control_carga>
 80007ce:	4603      	mov	r3, r0
 80007d0:	813b      	strh	r3, [r7, #8]
					 enviar_spi_dac(control_spi);
 80007d2:	893b      	ldrh	r3, [r7, #8]
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 fb6f 	bl	8000eb8 <enviar_spi_dac>
					 flag_update_loop_control=0;
 80007da:	4b1e      	ldr	r3, [pc, #120]	; (8000854 <main+0x2d4>)
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]

			  }
			  if(flag_update_display_1_seg){
 80007e0:	4b15      	ldr	r3, [pc, #84]	; (8000838 <main+0x2b8>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d00a      	beq.n	80007fe <main+0x27e>
				  display_update_running(modo_carga,adc2use[0],adc2use[1]);
 80007e8:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <main+0x2d8>)
 80007ea:	6819      	ldr	r1, [r3, #0]
 80007ec:	4b1a      	ldr	r3, [pc, #104]	; (8000858 <main+0x2d8>)
 80007ee:	685a      	ldr	r2, [r3, #4]
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	4618      	mov	r0, r3
 80007f4:	f000 fe60 	bl	80014b8 <display_update_running>
				  flag_update_display_1_seg=0;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <main+0x2b8>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	701a      	strb	r2, [r3, #0]
		  while(flag_on_off){
 80007fe:	4b14      	ldr	r3, [pc, #80]	; (8000850 <main+0x2d0>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d1d5      	bne.n	80007b2 <main+0x232>
				  }
		  }//fin while flag_on_off
		  //configuracion post carga activa
		  input_keypad=0;
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <main+0x2bc>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
		  control_spi=0;
 800080c:	2300      	movs	r3, #0
 800080e:	813b      	strh	r3, [r7, #8]
		  enviar_spi_dac(control_spi);
 8000810:	893b      	ldrh	r3, [r7, #8]
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fb50 	bl	8000eb8 <enviar_spi_dac>
	  if(flag_update_display_1_seg){//update display modo stand by
 8000818:	e709      	b.n	800062e <main+0xae>
 800081a:	bf00      	nop
 800081c:	0800c0c0 	.word	0x0800c0c0
 8000820:	0800c0d0 	.word	0x0800c0d0
 8000824:	0800c0e0 	.word	0x0800c0e0
 8000828:	20000328 	.word	0x20000328
 800082c:	20000370 	.word	0x20000370
 8000830:	200003c0 	.word	0x200003c0
 8000834:	20000208 	.word	0x20000208
 8000838:	200003ba 	.word	0x200003ba
 800083c:	20000436 	.word	0x20000436
 8000840:	200003b9 	.word	0x200003b9
 8000844:	0800c0f8 	.word	0x0800c0f8
 8000848:	20000418 	.word	0x20000418
 800084c:	200003d8 	.word	0x200003d8
 8000850:	200003b8 	.word	0x200003b8
 8000854:	200003bb 	.word	0x200003bb
 8000858:	200003d0 	.word	0x200003d0

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b094      	sub	sp, #80	; 0x50
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000866:	2228      	movs	r2, #40	; 0x28
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f00a ff82 	bl	800b774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800088c:	2301      	movs	r3, #1
 800088e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000890:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000894:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800089a:	2301      	movs	r3, #1
 800089c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089e:	2302      	movs	r3, #2
 80008a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008b2:	4618      	mov	r0, r3
 80008b4:	f004 fecc 	bl	8005650 <HAL_RCC_OscConfig>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008be:	f000 ffa7 	bl	8001810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c2:	230f      	movs	r3, #15
 80008c4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c6:	2302      	movs	r3, #2
 80008c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	2102      	movs	r1, #2
 80008de:	4618      	mov	r0, r3
 80008e0:	f005 f938 	bl	8005b54 <HAL_RCC_ClockConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0x92>
  {
    Error_Handler();
 80008ea:	f000 ff91 	bl	8001810 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80008ee:	2312      	movs	r3, #18
 80008f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80008f2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80008f6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80008f8:	2300      	movs	r3, #0
 80008fa:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	4618      	mov	r0, r3
 8000900:	f005 fab6 	bl	8005e70 <HAL_RCCEx_PeriphCLKConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800090a:	f000 ff81 	bl	8001810 <Error_Handler>
  }
}
 800090e:	bf00      	nop
 8000910:	3750      	adds	r7, #80	; 0x50
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000928:	4b2e      	ldr	r3, [pc, #184]	; (80009e4 <MX_ADC1_Init+0xcc>)
 800092a:	4a2f      	ldr	r2, [pc, #188]	; (80009e8 <MX_ADC1_Init+0xd0>)
 800092c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800092e:	4b2d      	ldr	r3, [pc, #180]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000930:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000934:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000936:	4b2b      	ldr	r3, [pc, #172]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000938:	2201      	movs	r2, #1
 800093a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800093c:	4b29      	ldr	r3, [pc, #164]	; (80009e4 <MX_ADC1_Init+0xcc>)
 800093e:	2200      	movs	r2, #0
 8000940:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000942:	4b28      	ldr	r3, [pc, #160]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000944:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000948:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800094a:	4b26      	ldr	r3, [pc, #152]	; (80009e4 <MX_ADC1_Init+0xcc>)
 800094c:	2200      	movs	r2, #0
 800094e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000950:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000952:	2204      	movs	r2, #4
 8000954:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000956:	4823      	ldr	r0, [pc, #140]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000958:	f001 f9f6 	bl	8001d48 <HAL_ADC_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000962:	f000 ff55 	bl	8001810 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000966:	2301      	movs	r3, #1
 8000968:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800096a:	2301      	movs	r3, #1
 800096c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	4619      	mov	r1, r3
 8000976:	481b      	ldr	r0, [pc, #108]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000978:	f001 fd78 	bl	800246c <HAL_ADC_ConfigChannel>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000982:	f000 ff45 	bl	8001810 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000986:	2302      	movs	r3, #2
 8000988:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800098a:	2302      	movs	r3, #2
 800098c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	4619      	mov	r1, r3
 8000992:	4814      	ldr	r0, [pc, #80]	; (80009e4 <MX_ADC1_Init+0xcc>)
 8000994:	f001 fd6a 	bl	800246c <HAL_ADC_ConfigChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800099e:	f000 ff37 	bl	8001810 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009a2:	2303      	movs	r3, #3
 80009a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80009a6:	2303      	movs	r3, #3
 80009a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	4619      	mov	r1, r3
 80009ae:	480d      	ldr	r0, [pc, #52]	; (80009e4 <MX_ADC1_Init+0xcc>)
 80009b0:	f001 fd5c 	bl	800246c <HAL_ADC_ConfigChannel>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80009ba:	f000 ff29 	bl	8001810 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009be:	2304      	movs	r3, #4
 80009c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80009c2:	2304      	movs	r3, #4
 80009c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	4619      	mov	r1, r3
 80009ca:	4806      	ldr	r0, [pc, #24]	; (80009e4 <MX_ADC1_Init+0xcc>)
 80009cc:	f001 fd4e 	bl	800246c <HAL_ADC_ConfigChannel>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80009d6:	f000 ff1b 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000208 	.word	0x20000208
 80009e8:	40012400 	.word	0x40012400

080009ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <MX_I2C1_Init+0x50>)
 80009f2:	4a13      	ldr	r2, [pc, #76]	; (8000a40 <MX_I2C1_Init+0x54>)
 80009f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 80000;
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <MX_I2C1_Init+0x50>)
 80009f8:	4a12      	ldr	r2, [pc, #72]	; (8000a44 <MX_I2C1_Init+0x58>)
 80009fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <MX_I2C1_Init+0x50>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a08:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a10:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a16:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a1c:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a22:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a28:	4804      	ldr	r0, [pc, #16]	; (8000a3c <MX_I2C1_Init+0x50>)
 8000a2a:	f002 fbf9 	bl	8003220 <HAL_I2C_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a34:	f000 feec 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000027c 	.word	0x2000027c
 8000a40:	40005400 	.word	0x40005400
 8000a44:	00013880 	.word	0x00013880

08000a48 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a4c:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a4e:	4a19      	ldr	r2, [pc, #100]	; (8000ab4 <MX_SPI1_Init+0x6c>)
 8000a50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a52:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a5a:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a60:	4b13      	ldr	r3, [pc, #76]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a66:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a7a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a7e:	2228      	movs	r2, #40	; 0x28
 8000a80:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a88:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a96:	220a      	movs	r2, #10
 8000a98:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a9a:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <MX_SPI1_Init+0x68>)
 8000a9c:	f005 fb54 	bl	8006148 <HAL_SPI_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000aa6:	f000 feb3 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	200002d0 	.word	0x200002d0
 8000ab4:	40013000 	.word	0x40013000

08000ab8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000abe:	f107 0308 	add.w	r3, r7, #8
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000acc:	463b      	mov	r3, r7
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ad4:	4b1e      	ldr	r3, [pc, #120]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000ad6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ada:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8000adc:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000ade:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000ae2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2999;
 8000aea:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000aec:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000af0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af2:	4b17      	ldr	r3, [pc, #92]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000af8:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000afa:	2280      	movs	r2, #128	; 0x80
 8000afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000afe:	4814      	ldr	r0, [pc, #80]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000b00:	f005 fd9c 	bl	800663c <HAL_TIM_Base_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b0a:	f000 fe81 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b14:	f107 0308 	add.w	r3, r7, #8
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480d      	ldr	r0, [pc, #52]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000b1c:	f005 ff38 	bl	8006990 <HAL_TIM_ConfigClockSource>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b26:	f000 fe73 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b32:	463b      	mov	r3, r7
 8000b34:	4619      	mov	r1, r3
 8000b36:	4806      	ldr	r0, [pc, #24]	; (8000b50 <MX_TIM2_Init+0x98>)
 8000b38:	f006 f90e 	bl	8006d58 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b42:	f000 fe65 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b46:	bf00      	nop
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000328 	.word	0x20000328

08000b54 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b5a:	f107 0308 	add.w	r3, r7, #8
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b68:	463b      	mov	r3, r7
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b70:	4b1d      	ldr	r3, [pc, #116]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b72:	4a1e      	ldr	r2, [pc, #120]	; (8000bec <MX_TIM3_Init+0x98>)
 8000b74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8000b76:	4b1c      	ldr	r3, [pc, #112]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b78:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000b7c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7e:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1499;
 8000b84:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b86:	f240 52db 	movw	r2, #1499	; 0x5db
 8000b8a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b8c:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b94:	2280      	movs	r2, #128	; 0x80
 8000b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b98:	4813      	ldr	r0, [pc, #76]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000b9a:	f005 fd4f 	bl	800663c <HAL_TIM_Base_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000ba4:	f000 fe34 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bae:	f107 0308 	add.w	r3, r7, #8
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	480c      	ldr	r0, [pc, #48]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000bb6:	f005 feeb 	bl	8006990 <HAL_TIM_ConfigClockSource>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000bc0:	f000 fe26 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bcc:	463b      	mov	r3, r7
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_TIM3_Init+0x94>)
 8000bd2:	f006 f8c1 	bl	8006d58 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000bdc:	f000 fe18 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000be0:	bf00      	nop
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000370 	.word	0x20000370
 8000bec:	40000400 	.word	0x40000400

08000bf0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <MX_DMA_Init+0x38>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	4a0b      	ldr	r2, [pc, #44]	; (8000c28 <MX_DMA_Init+0x38>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6153      	str	r3, [r2, #20]
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <MX_DMA_Init+0x38>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2100      	movs	r1, #0
 8000c12:	200b      	movs	r0, #11
 8000c14:	f001 fefb 	bl	8002a0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c18:	200b      	movs	r0, #11
 8000c1a:	f001 ff14 	bl	8002a46 <HAL_NVIC_EnableIRQ>

}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40021000 	.word	0x40021000

08000c2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b088      	sub	sp, #32
 8000c30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c32:	f107 0310 	add.w	r3, r7, #16
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c40:	4b49      	ldr	r3, [pc, #292]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	4a48      	ldr	r2, [pc, #288]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c46:	f043 0310 	orr.w	r3, r3, #16
 8000c4a:	6193      	str	r3, [r2, #24]
 8000c4c:	4b46      	ldr	r3, [pc, #280]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 0310 	and.w	r3, r3, #16
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c58:	4b43      	ldr	r3, [pc, #268]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	4a42      	ldr	r2, [pc, #264]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c5e:	f043 0320 	orr.w	r3, r3, #32
 8000c62:	6193      	str	r3, [r2, #24]
 8000c64:	4b40      	ldr	r3, [pc, #256]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f003 0320 	and.w	r3, r3, #32
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c70:	4b3d      	ldr	r3, [pc, #244]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a3c      	ldr	r2, [pc, #240]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c76:	f043 0304 	orr.w	r3, r3, #4
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b3a      	ldr	r3, [pc, #232]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0304 	and.w	r3, r3, #4
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c88:	4b37      	ldr	r3, [pc, #220]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a36      	ldr	r2, [pc, #216]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c8e:	f043 0308 	orr.w	r3, r3, #8
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <MX_GPIO_Init+0x13c>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0308 	and.w	r3, r3, #8
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000ca6:	4831      	ldr	r0, [pc, #196]	; (8000d6c <MX_GPIO_Init+0x140>)
 8000ca8:	f002 fa71 	bl	800318e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2140      	movs	r1, #64	; 0x40
 8000cb0:	482f      	ldr	r0, [pc, #188]	; (8000d70 <MX_GPIO_Init+0x144>)
 8000cb2:	f002 fa6c 	bl	800318e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f640 6103 	movw	r1, #3587	; 0xe03
 8000cbc:	482d      	ldr	r0, [pc, #180]	; (8000d74 <MX_GPIO_Init+0x148>)
 8000cbe:	f002 fa66 	bl	800318e <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000cc2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000cc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd4:	f107 0310 	add.w	r3, r7, #16
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4824      	ldr	r0, [pc, #144]	; (8000d6c <MX_GPIO_Init+0x140>)
 8000cdc:	f002 f8bc 	bl	8002e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ce0:	2340      	movs	r3, #64	; 0x40
 8000ce2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 0310 	add.w	r3, r7, #16
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	481e      	ldr	r0, [pc, #120]	; (8000d70 <MX_GPIO_Init+0x144>)
 8000cf8:	f002 f8ae 	bl	8002e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000cfc:	f640 6303 	movw	r3, #3587	; 0xe03
 8000d00:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	4619      	mov	r1, r3
 8000d14:	4817      	ldr	r0, [pc, #92]	; (8000d74 <MX_GPIO_Init+0x148>)
 8000d16:	f002 f89f 	bl	8002e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000d1a:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 8000d1e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4811      	ldr	r0, [pc, #68]	; (8000d74 <MX_GPIO_Init+0x148>)
 8000d30:	f002 f892 	bl	8002e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <MX_GPIO_Init+0x14c>)
 8000d3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	4619      	mov	r1, r3
 8000d48:	4809      	ldr	r0, [pc, #36]	; (8000d70 <MX_GPIO_Init+0x144>)
 8000d4a:	f002 f885 	bl	8002e58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2100      	movs	r1, #0
 8000d52:	2017      	movs	r0, #23
 8000d54:	f001 fe5b 	bl	8002a0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d58:	2017      	movs	r0, #23
 8000d5a:	f001 fe74 	bl	8002a46 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d5e:	bf00      	nop
 8000d60:	3720      	adds	r7, #32
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40011000 	.word	0x40011000
 8000d70:	40010800 	.word	0x40010800
 8000d74:	40010c00 	.word	0x40010c00
 8000d78:	10110000 	.word	0x10110000

08000d7c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
//definiciones de los callback y funciones
// External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_9) // INT Source is pin A9
 8000d86:	88fb      	ldrh	r3, [r7, #6]
 8000d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d8c:	d11a      	bne.n	8000dc4 <HAL_GPIO_EXTI_Callback+0x48>
    {
    //if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)==GPIO_PIN_SET&&!flag_config){
    if(!flag_on_off && !flag_config){
 8000d8e:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <HAL_GPIO_EXTI_Callback+0x50>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10d      	bne.n	8000db2 <HAL_GPIO_EXTI_Callback+0x36>
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d109      	bne.n	8000db2 <HAL_GPIO_EXTI_Callback+0x36>
    		flag_on_off=1;// conecta la carga
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	; (8000dcc <HAL_GPIO_EXTI_Callback+0x50>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
    		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000daa:	480a      	ldr	r0, [pc, #40]	; (8000dd4 <HAL_GPIO_EXTI_Callback+0x58>)
 8000dac:	f002 f9ef 	bl	800318e <HAL_GPIO_WritePin>
    	flag_on_off=0;// desconecta la carga
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
    }

    }
}
 8000db0:	e008      	b.n	8000dc4 <HAL_GPIO_EXTI_Callback+0x48>
    	flag_on_off=0;// desconecta la carga
 8000db2:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <HAL_GPIO_EXTI_Callback+0x50>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <HAL_GPIO_EXTI_Callback+0x58>)
 8000dc0:	f002 f9e5 	bl	800318e <HAL_GPIO_WritePin>
}
 8000dc4:	bf00      	nop
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200003b8 	.word	0x200003b8
 8000dd0:	200003b9 	.word	0x200003b9
 8000dd4:	40011000 	.word	0x40011000

08000dd8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 if(htim->Instance == TIM2){
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000de8:	d11b      	bne.n	8000e22 <HAL_TIM_PeriodElapsedCallback+0x4a>
	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000dea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dee:	4813      	ldr	r0, [pc, #76]	; (8000e3c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000df0:	f002 f9e5 	bl	80031be <HAL_GPIO_TogglePin>
	 input_keypad=keypad_scan();//condicionar la lectura a que no este en modo activo la carga
 8000df4:	f7ff faa8 	bl	8000348 <keypad_scan>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4b10      	ldr	r3, [pc, #64]	; (8000e40 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000dfe:	701a      	strb	r2, [r3, #0]
	 //flag_update_loop_control=1; //movemos al timer3

	 if(cont_timer_update>=5){//cada segundo y medio actualiza el display
 8000e00:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b04      	cmp	r3, #4
 8000e06:	d906      	bls.n	8000e16 <HAL_TIM_PeriodElapsedCallback+0x3e>

		 flag_update_display_1_seg=1;//update nombre
 8000e08:	4b0f      	ldr	r3, [pc, #60]	; (8000e48 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	701a      	strb	r2, [r3, #0]
		 cont_timer_update=0;
 8000e0e:	4b0d      	ldr	r3, [pc, #52]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
 8000e14:	e005      	b.n	8000e22 <HAL_TIM_PeriodElapsedCallback+0x4a>
		 //temperatura_sensor=leer_temperatura();
	 }
	 else cont_timer_update++;
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000e20:	701a      	strb	r2, [r3, #0]
 }
 if(htim->Instance == TIM3){
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a09      	ldr	r2, [pc, #36]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d102      	bne.n	8000e32 <HAL_TIM_PeriodElapsedCallback+0x5a>
 	 //disparar control de la carga
	 flag_update_loop_control=1; //flag ciclo de control
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
  }
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40011000 	.word	0x40011000
 8000e40:	20000436 	.word	0x20000436
 8000e44:	200003bc 	.word	0x200003bc
 8000e48:	200003ba 	.word	0x200003ba
 8000e4c:	40000400 	.word	0x40000400
 8000e50:	200003bb 	.word	0x200003bb

08000e54 <agregar_digito>:

void agregar_digito(char *buffer, char digito) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	70fb      	strb	r3, [r7, #3]
    size_t longitud = strlen(buffer);
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f7ff f973 	bl	800014c <strlen>
 8000e66:	60f8      	str	r0, [r7, #12]

    if (longitud < BUFFER_SIZE_input) {
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b03      	cmp	r3, #3
 8000e6c:	d80a      	bhi.n	8000e84 <agregar_digito+0x30>
        buffer[longitud] = digito;
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	4413      	add	r3, r2
 8000e74:	78fa      	ldrb	r2, [r7, #3]
 8000e76:	701a      	strb	r2, [r3, #0]
        buffer[longitud + 1] = '\0';
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	687a      	ldr	r2, [r7, #4]
 8000e7e:	4413      	add	r3, r2
 8000e80:	2200      	movs	r2, #0
 8000e82:	701a      	strb	r2, [r3, #0]
    }
}
 8000e84:	bf00      	nop
 8000e86:	3710      	adds	r7, #16
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <borrar_ultimo_digito>:

void borrar_ultimo_digito(char *buffer) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
    size_t longitud = strlen(buffer);
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff f959 	bl	800014c <strlen>
 8000e9a:	60f8      	str	r0, [r7, #12]

    if (longitud > 0) {
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d005      	beq.n	8000eae <borrar_ultimo_digito+0x22>
        buffer[longitud - 1] = '\0';
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	2200      	movs	r2, #0
 8000eac:	701a      	strb	r2, [r3, #0]
    }
}
 8000eae:	bf00      	nop
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <enviar_spi_dac>:
		temperature_milicelsius=0;
	}
	 return temperature_milicelsius;
}

void enviar_spi_dac(uint16_t dato){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	80fb      	strh	r3, [r7, #6]
	if(dato<=0x0FFF){
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ec8:	d21f      	bcs.n	8000f0a <enviar_spi_dac+0x52>
		uint16_t send = 0x3000;
 8000eca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000ece:	81fb      	strh	r3, [r7, #14]
		send = send|dato;
 8000ed0:	89fa      	ldrh	r2, [r7, #14]
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	81fb      	strh	r3, [r7, #14]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2140      	movs	r1, #64	; 0x40
 8000ede:	480c      	ldr	r0, [pc, #48]	; (8000f10 <enviar_spi_dac+0x58>)
 8000ee0:	f002 f955 	bl	800318e <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &send, 2, 10);
 8000ee4:	f107 010e 	add.w	r1, r7, #14
 8000ee8:	230a      	movs	r3, #10
 8000eea:	2202      	movs	r2, #2
 8000eec:	4809      	ldr	r0, [pc, #36]	; (8000f14 <enviar_spi_dac+0x5c>)
 8000eee:	f005 f9af 	bl	8006250 <HAL_SPI_Transmit>
		while(HAL_SPI_GetState(&hspi1)!=HAL_SPI_STATE_READY);
 8000ef2:	bf00      	nop
 8000ef4:	4807      	ldr	r0, [pc, #28]	; (8000f14 <enviar_spi_dac+0x5c>)
 8000ef6:	f005 faee 	bl	80064d6 <HAL_SPI_GetState>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d1f9      	bne.n	8000ef4 <enviar_spi_dac+0x3c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2140      	movs	r1, #64	; 0x40
 8000f04:	4802      	ldr	r0, [pc, #8]	; (8000f10 <enviar_spi_dac+0x58>)
 8000f06:	f002 f942 	bl	800318e <HAL_GPIO_WritePin>

		return;
	}
}
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40010800 	.word	0x40010800
 8000f14:	200002d0 	.word	0x200002d0

08000f18 <display_update_conf>:
	}else{
		adc2use[0]=input_adc[1];
	}
}

void display_update_conf(char modo_op, char *dato){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08e      	sub	sp, #56	; 0x38
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	71fb      	strb	r3, [r7, #7]

	char char_as_str[] = {modo_op, '\0'};//encapsular, funcion de uso recurrente
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	char buffer_fun[20]="";//{"Modo C",char_as_str};
 8000f30:	2300      	movs	r3, #0
 8000f32:	623b      	str	r3, [r7, #32]
 8000f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
	char buffer_dato[20]="";
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	f107 0310 	add.w	r3, r7, #16
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
	snprintf(buffer_fun, sizeof(buffer_fun), "Config Modo C%s:", char_as_str);
 8000f54:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f58:	f107 0020 	add.w	r0, r7, #32
 8000f5c:	4a38      	ldr	r2, [pc, #224]	; (8001040 <display_update_conf+0x128>)
 8000f5e:	2114      	movs	r1, #20
 8000f60:	f00a fbb4 	bl	800b6cc <sniprintf>

	LCD_I2C_cmd(LCD_CLEAR);
 8000f64:	2001      	movs	r0, #1
 8000f66:	f7ff f8f9 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_cmd(LCD_LINEA1);
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f7ff f8f6 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_write_text(buffer_fun);
 8000f70:	f107 0320 	add.w	r3, r7, #32
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff f96e 	bl	8000256 <LCD_I2C_write_text>
	LCD_I2C_cmd(LCD_LINEA3);
 8000f7a:	2094      	movs	r0, #148	; 0x94
 8000f7c:	f7ff f8ee 	bl	800015c <LCD_I2C_cmd>
	switch(modo_op){//print del modo
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	3b43      	subs	r3, #67	; 0x43
 8000f84:	2b13      	cmp	r3, #19
 8000f86:	d84b      	bhi.n	8001020 <display_update_conf+0x108>
 8000f88:	a201      	add	r2, pc, #4	; (adr r2, 8000f90 <display_update_conf+0x78>)
 8000f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8e:	bf00      	nop
 8000f90:	08000fe1 	.word	0x08000fe1
 8000f94:	08001021 	.word	0x08001021
 8000f98:	08001021 	.word	0x08001021
 8000f9c:	08001021 	.word	0x08001021
 8000fa0:	08001021 	.word	0x08001021
 8000fa4:	08001021 	.word	0x08001021
 8000fa8:	08001021 	.word	0x08001021
 8000fac:	08001021 	.word	0x08001021
 8000fb0:	08001021 	.word	0x08001021
 8000fb4:	08001021 	.word	0x08001021
 8000fb8:	08001021 	.word	0x08001021
 8000fbc:	08001021 	.word	0x08001021
 8000fc0:	08001021 	.word	0x08001021
 8000fc4:	08001011 	.word	0x08001011
 8000fc8:	08001021 	.word	0x08001021
 8000fcc:	08001001 	.word	0x08001001
 8000fd0:	08001021 	.word	0x08001021
 8000fd4:	08001021 	.word	0x08001021
 8000fd8:	08001021 	.word	0x08001021
 8000fdc:	08000ff1 	.word	0x08000ff1

	case 'C':
		snprintf(buffer_dato, sizeof(buffer_dato), "Current: %s0 [mA]", dato);
 8000fe0:	f107 000c 	add.w	r0, r7, #12
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	4a17      	ldr	r2, [pc, #92]	; (8001044 <display_update_conf+0x12c>)
 8000fe8:	2114      	movs	r1, #20
 8000fea:	f00a fb6f 	bl	800b6cc <sniprintf>
		break;
 8000fee:	e01e      	b.n	800102e <display_update_conf+0x116>
	case 'V':
		snprintf(buffer_dato, sizeof(buffer_dato), "Voltage: %s0 [mV]", dato);
 8000ff0:	f107 000c 	add.w	r0, r7, #12
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	4a14      	ldr	r2, [pc, #80]	; (8001048 <display_update_conf+0x130>)
 8000ff8:	2114      	movs	r1, #20
 8000ffa:	f00a fb67 	bl	800b6cc <sniprintf>
		break;
 8000ffe:	e016      	b.n	800102e <display_update_conf+0x116>
	case 'R':
		snprintf(buffer_dato, sizeof(buffer_dato), "Resist.: %s [mR]", dato);
 8001000:	f107 000c 	add.w	r0, r7, #12
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	4a11      	ldr	r2, [pc, #68]	; (800104c <display_update_conf+0x134>)
 8001008:	2114      	movs	r1, #20
 800100a:	f00a fb5f 	bl	800b6cc <sniprintf>
		break;
 800100e:	e00e      	b.n	800102e <display_update_conf+0x116>
	case 'P':
		snprintf(buffer_dato, sizeof(buffer_dato), "Power.: %s00 [W]", dato);
 8001010:	f107 000c 	add.w	r0, r7, #12
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <display_update_conf+0x138>)
 8001018:	2114      	movs	r1, #20
 800101a:	f00a fb57 	bl	800b6cc <sniprintf>
		break;
 800101e:	e006      	b.n	800102e <display_update_conf+0x116>
	default:
		snprintf(buffer_dato, sizeof(buffer_dato), "Error: case def");
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <display_update_conf+0x13c>)
 8001026:	2114      	movs	r1, #20
 8001028:	4618      	mov	r0, r3
 800102a:	f00a fb4f 	bl	800b6cc <sniprintf>
	}
	LCD_I2C_write_text(buffer_dato);
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff f90f 	bl	8000256 <LCD_I2C_write_text>

}
 8001038:	bf00      	nop
 800103a:	3738      	adds	r7, #56	; 0x38
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	0800c100 	.word	0x0800c100
 8001044:	0800c114 	.word	0x0800c114
 8001048:	0800c128 	.word	0x0800c128
 800104c:	0800c13c 	.word	0x0800c13c
 8001050:	0800c150 	.word	0x0800c150
 8001054:	0800c164 	.word	0x0800c164

08001058 <display_update_stat>:

void display_update_stat(char modo_op, char *dato,uint32_t volt){
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b093      	sub	sp, #76	; 0x4c
 800105c:	af02      	add	r7, sp, #8
 800105e:	4603      	mov	r3, r0
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
 8001064:	73fb      	strb	r3, [r7, #15]
	char char_as_str[] = {modo_op, '\0'};//encapsular, funcion de uso recurrente
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 800106c:	2300      	movs	r3, #0
 800106e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	char buffer_fun[20]="";//{"Modo C",char_as_str};
 8001072:	2300      	movs	r3, #0
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
 8001076:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
	char buffer_dato[20]="";
 8001084:	2300      	movs	r3, #0
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
	uint32_t volt_convertido = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	63fb      	str	r3, [r7, #60]	; 0x3c
	volt_convertido=volt*FACTOR_ADC_VOLTAGE_mult;//122;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	227a      	movs	r2, #122	; 0x7a
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	volt_convertido=volt_convertido/FACTOR_ADC_VOLTAGE_div;//100;
 80010a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010a6:	4a92      	ldr	r2, [pc, #584]	; (80012f0 <display_update_stat+0x298>)
 80010a8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ac:	095b      	lsrs	r3, r3, #5
 80010ae:	63fb      	str	r3, [r7, #60]	; 0x3c

	snprintf(buffer_fun, sizeof(buffer_fun), "Modo C%s:", char_as_str);
 80010b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010b4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80010b8:	4a8e      	ldr	r2, [pc, #568]	; (80012f4 <display_update_stat+0x29c>)
 80010ba:	2114      	movs	r1, #20
 80010bc:	f00a fb06 	bl	800b6cc <sniprintf>

	LCD_I2C_cmd(LCD_CLEAR);
 80010c0:	2001      	movs	r0, #1
 80010c2:	f7ff f84b 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_cmd(LCD_LINEA1);
 80010c6:	2000      	movs	r0, #0
 80010c8:	f7ff f848 	bl	800015c <LCD_I2C_cmd>
	LCD_I2C_write_text(buffer_fun);
 80010cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff f8c0 	bl	8000256 <LCD_I2C_write_text>

	switch(modo_op){//print del modo
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	3b43      	subs	r3, #67	; 0x43
 80010da:	2b13      	cmp	r3, #19
 80010dc:	f200 80f9 	bhi.w	80012d2 <display_update_stat+0x27a>
 80010e0:	a201      	add	r2, pc, #4	; (adr r2, 80010e8 <display_update_stat+0x90>)
 80010e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e6:	bf00      	nop
 80010e8:	08001139 	.word	0x08001139
 80010ec:	080012d3 	.word	0x080012d3
 80010f0:	080012d3 	.word	0x080012d3
 80010f4:	080012d3 	.word	0x080012d3
 80010f8:	080012d3 	.word	0x080012d3
 80010fc:	080012d3 	.word	0x080012d3
 8001100:	080012d3 	.word	0x080012d3
 8001104:	080012d3 	.word	0x080012d3
 8001108:	080012d3 	.word	0x080012d3
 800110c:	080012d3 	.word	0x080012d3
 8001110:	080012d3 	.word	0x080012d3
 8001114:	080012d3 	.word	0x080012d3
 8001118:	080012d3 	.word	0x080012d3
 800111c:	08001263 	.word	0x08001263
 8001120:	080012d3 	.word	0x080012d3
 8001124:	080011e1 	.word	0x080011e1
 8001128:	080012d3 	.word	0x080012d3
 800112c:	080012d3 	.word	0x080012d3
 8001130:	080012d3 	.word	0x080012d3
 8001134:	080011a9 	.word	0x080011a9

	case 'C':
		LCD_I2C_cmd(LCD_LINEA2);
 8001138:	20c0      	movs	r0, #192	; 0xc0
 800113a:	f7ff f80f 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Voltage: %d.%02d [V]", (int)volt_convertido/100,(int)volt_convertido%100);//
 800113e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001140:	4a6b      	ldr	r2, [pc, #428]	; (80012f0 <display_update_stat+0x298>)
 8001142:	fb82 1203 	smull	r1, r2, r2, r3
 8001146:	1152      	asrs	r2, r2, #5
 8001148:	17db      	asrs	r3, r3, #31
 800114a:	1ad4      	subs	r4, r2, r3
 800114c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800114e:	4b68      	ldr	r3, [pc, #416]	; (80012f0 <display_update_stat+0x298>)
 8001150:	fb83 1302 	smull	r1, r3, r3, r2
 8001154:	1159      	asrs	r1, r3, #5
 8001156:	17d3      	asrs	r3, r2, #31
 8001158:	1acb      	subs	r3, r1, r3
 800115a:	2164      	movs	r1, #100	; 0x64
 800115c:	fb01 f303 	mul.w	r3, r1, r3
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	f107 0010 	add.w	r0, r7, #16
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	4623      	mov	r3, r4
 800116a:	4a63      	ldr	r2, [pc, #396]	; (80012f8 <display_update_stat+0x2a0>)
 800116c:	2114      	movs	r1, #20
 800116e:	f00a faad 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 8001172:	f107 0310 	add.w	r3, r7, #16
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f86d 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA3);
 800117c:	2094      	movs	r0, #148	; 0x94
 800117e:	f7fe ffed 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Current: %s0 [mA]", dato);
 8001182:	f107 0010 	add.w	r0, r7, #16
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	4a5c      	ldr	r2, [pc, #368]	; (80012fc <display_update_stat+0x2a4>)
 800118a:	2114      	movs	r1, #20
 800118c:	f00a fa9e 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f85e 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA4);
 800119a:	20d4      	movs	r0, #212	; 0xd4
 800119c:	f7fe ffde 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text("Power: 0[W]");
 80011a0:	4857      	ldr	r0, [pc, #348]	; (8001300 <display_update_stat+0x2a8>)
 80011a2:	f7ff f858 	bl	8000256 <LCD_I2C_write_text>

		break;
 80011a6:	e09f      	b.n	80012e8 <display_update_stat+0x290>
	case 'V':
		LCD_I2C_cmd(LCD_LINEA2);
 80011a8:	20c0      	movs	r0, #192	; 0xc0
 80011aa:	f7fe ffd7 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Voltage: %s0 [mV]", dato);
 80011ae:	f107 0010 	add.w	r0, r7, #16
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	4a53      	ldr	r2, [pc, #332]	; (8001304 <display_update_stat+0x2ac>)
 80011b6:	2114      	movs	r1, #20
 80011b8:	f00a fa88 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f848 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA3);
 80011c6:	2094      	movs	r0, #148	; 0x94
 80011c8:	f7fe ffc8 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text("Current: 0[mA]");
 80011cc:	484e      	ldr	r0, [pc, #312]	; (8001308 <display_update_stat+0x2b0>)
 80011ce:	f7ff f842 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA4);
 80011d2:	20d4      	movs	r0, #212	; 0xd4
 80011d4:	f7fe ffc2 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text("Power: 0[mW]");
 80011d8:	484c      	ldr	r0, [pc, #304]	; (800130c <display_update_stat+0x2b4>)
 80011da:	f7ff f83c 	bl	8000256 <LCD_I2C_write_text>
		break;
 80011de:	e083      	b.n	80012e8 <display_update_stat+0x290>
	case 'R':
		LCD_I2C_cmd(LCD_CLEAR);
 80011e0:	2001      	movs	r0, #1
 80011e2:	f7fe ffbb 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_cmd(LCD_LINEA1);
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7fe ffb8 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Res: %s[mohm]", dato);
 80011ec:	f107 0010 	add.w	r0, r7, #16
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	4a47      	ldr	r2, [pc, #284]	; (8001310 <display_update_stat+0x2b8>)
 80011f4:	2114      	movs	r1, #20
 80011f6:	f00a fa69 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f829 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA2);
 8001204:	20c0      	movs	r0, #192	; 0xc0
 8001206:	f7fe ffa9 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Voltage: %d.%02d [V]",  (int)volt_convertido/100,(int)volt_convertido%100);//
 800120a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800120c:	4a38      	ldr	r2, [pc, #224]	; (80012f0 <display_update_stat+0x298>)
 800120e:	fb82 1203 	smull	r1, r2, r2, r3
 8001212:	1152      	asrs	r2, r2, #5
 8001214:	17db      	asrs	r3, r3, #31
 8001216:	1ad4      	subs	r4, r2, r3
 8001218:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800121a:	4b35      	ldr	r3, [pc, #212]	; (80012f0 <display_update_stat+0x298>)
 800121c:	fb83 1302 	smull	r1, r3, r3, r2
 8001220:	1159      	asrs	r1, r3, #5
 8001222:	17d3      	asrs	r3, r2, #31
 8001224:	1acb      	subs	r3, r1, r3
 8001226:	2164      	movs	r1, #100	; 0x64
 8001228:	fb01 f303 	mul.w	r3, r1, r3
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	f107 0010 	add.w	r0, r7, #16
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	4623      	mov	r3, r4
 8001236:	4a30      	ldr	r2, [pc, #192]	; (80012f8 <display_update_stat+0x2a0>)
 8001238:	2114      	movs	r1, #20
 800123a:	f00a fa47 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f807 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA3);
 8001248:	2094      	movs	r0, #148	; 0x94
 800124a:	f7fe ff87 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text("Current: 0[mA]");
 800124e:	482e      	ldr	r0, [pc, #184]	; (8001308 <display_update_stat+0x2b0>)
 8001250:	f7ff f801 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA4);
 8001254:	20d4      	movs	r0, #212	; 0xd4
 8001256:	f7fe ff81 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text("Power: 0[mW]");
 800125a:	482c      	ldr	r0, [pc, #176]	; (800130c <display_update_stat+0x2b4>)
 800125c:	f7fe fffb 	bl	8000256 <LCD_I2C_write_text>
		break;
 8001260:	e042      	b.n	80012e8 <display_update_stat+0x290>
	case 'P':
		LCD_I2C_cmd(LCD_LINEA2);
 8001262:	20c0      	movs	r0, #192	; 0xc0
 8001264:	f7fe ff7a 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Voltage: %d.%02d [V]",  (int)volt_convertido/100,(int)volt_convertido%100);//
 8001268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800126a:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <display_update_stat+0x298>)
 800126c:	fb82 1203 	smull	r1, r2, r2, r3
 8001270:	1152      	asrs	r2, r2, #5
 8001272:	17db      	asrs	r3, r3, #31
 8001274:	1ad4      	subs	r4, r2, r3
 8001276:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001278:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <display_update_stat+0x298>)
 800127a:	fb83 1302 	smull	r1, r3, r3, r2
 800127e:	1159      	asrs	r1, r3, #5
 8001280:	17d3      	asrs	r3, r2, #31
 8001282:	1acb      	subs	r3, r1, r3
 8001284:	2164      	movs	r1, #100	; 0x64
 8001286:	fb01 f303 	mul.w	r3, r1, r3
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	f107 0010 	add.w	r0, r7, #16
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	4623      	mov	r3, r4
 8001294:	4a18      	ldr	r2, [pc, #96]	; (80012f8 <display_update_stat+0x2a0>)
 8001296:	2114      	movs	r1, #20
 8001298:	f00a fa18 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 800129c:	f107 0310 	add.w	r3, r7, #16
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7fe ffd8 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA3);
 80012a6:	2094      	movs	r0, #148	; 0x94
 80012a8:	f7fe ff58 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text("Current: 0[mA]");
 80012ac:	4816      	ldr	r0, [pc, #88]	; (8001308 <display_update_stat+0x2b0>)
 80012ae:	f7fe ffd2 	bl	8000256 <LCD_I2C_write_text>
		LCD_I2C_cmd(LCD_LINEA4);
 80012b2:	20d4      	movs	r0, #212	; 0xd4
 80012b4:	f7fe ff52 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Power: %s00 [mW]", dato);
 80012b8:	f107 0010 	add.w	r0, r7, #16
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	4a15      	ldr	r2, [pc, #84]	; (8001314 <display_update_stat+0x2bc>)
 80012c0:	2114      	movs	r1, #20
 80012c2:	f00a fa03 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7fe ffc3 	bl	8000256 <LCD_I2C_write_text>

		break;
 80012d0:	e00a      	b.n	80012e8 <display_update_stat+0x290>
	default:
		LCD_I2C_cmd(LCD_LINEA1);
 80012d2:	2000      	movs	r0, #0
 80012d4:	f7fe ff42 	bl	800015c <LCD_I2C_cmd>
		snprintf(buffer_dato, sizeof(buffer_dato), "Error: monit");
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <display_update_stat+0x2c0>)
 80012de:	2114      	movs	r1, #20
 80012e0:	4618      	mov	r0, r3
 80012e2:	f00a f9f3 	bl	800b6cc <sniprintf>
	}

}
 80012e6:	bf00      	nop
 80012e8:	bf00      	nop
 80012ea:	3744      	adds	r7, #68	; 0x44
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd90      	pop	{r4, r7, pc}
 80012f0:	51eb851f 	.word	0x51eb851f
 80012f4:	0800c174 	.word	0x0800c174
 80012f8:	0800c180 	.word	0x0800c180
 80012fc:	0800c114 	.word	0x0800c114
 8001300:	0800c198 	.word	0x0800c198
 8001304:	0800c128 	.word	0x0800c128
 8001308:	0800c1a4 	.word	0x0800c1a4
 800130c:	0800c1b4 	.word	0x0800c1b4
 8001310:	0800c1c4 	.word	0x0800c1c4
 8001314:	0800c1d4 	.word	0x0800c1d4
 8001318:	0800c1e8 	.word	0x0800c1e8

0800131c <modo_usb>:

void modo_usb(){
 800131c:	b590      	push	{r4, r7, lr}
 800131e:	b08d      	sub	sp, #52	; 0x34
 8001320:	af02      	add	r7, sp, #8
	//set display
uint16_t control_spi = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	843b      	strh	r3, [r7, #32]

int valor = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	; 0x24
char mode = 'C';
 800132a:	2343      	movs	r3, #67	; 0x43
 800132c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

char str_aux[30]="";
 8001330:	2300      	movs	r3, #0
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]
 8001342:	615a      	str	r2, [r3, #20]
 8001344:	831a      	strh	r2, [r3, #24]

	while(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3)==GPIO_PIN_SET){//mientras no se apreta el boton no se sale del modo
 8001346:	e099      	b.n	800147c <modo_usb+0x160>

		if (buffer_usb[0]=='$' && buffer_usb[1]=='C' && buffer_usb[9]=='#') {//comando config
 8001348:	4b53      	ldr	r3, [pc, #332]	; (8001498 <modo_usb+0x17c>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b24      	cmp	r3, #36	; 0x24
 800134e:	d140      	bne.n	80013d2 <modo_usb+0xb6>
 8001350:	4b51      	ldr	r3, [pc, #324]	; (8001498 <modo_usb+0x17c>)
 8001352:	785b      	ldrb	r3, [r3, #1]
 8001354:	2b43      	cmp	r3, #67	; 0x43
 8001356:	d13c      	bne.n	80013d2 <modo_usb+0xb6>
 8001358:	4b4f      	ldr	r3, [pc, #316]	; (8001498 <modo_usb+0x17c>)
 800135a:	7a5b      	ldrb	r3, [r3, #9]
 800135c:	2b23      	cmp	r3, #35	; 0x23
 800135e:	d138      	bne.n	80013d2 <modo_usb+0xb6>
			sprintf(str, "$D,%c,%04d,%04d,%04d", mode,valor,(int)adc2use[0],(int)adc2use[1]);
 8001360:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001364:	4b4d      	ldr	r3, [pc, #308]	; (800149c <modo_usb+0x180>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4619      	mov	r1, r3
 800136a:	4b4c      	ldr	r3, [pc, #304]	; (800149c <modo_usb+0x180>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	9301      	str	r3, [sp, #4]
 8001370:	9100      	str	r1, [sp, #0]
 8001372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001374:	494a      	ldr	r1, [pc, #296]	; (80014a0 <modo_usb+0x184>)
 8001376:	484b      	ldr	r0, [pc, #300]	; (80014a4 <modo_usb+0x188>)
 8001378:	f00a f9dc 	bl	800b734 <siprintf>
			mode=buffer_usb[3];
 800137c:	4b46      	ldr	r3, [pc, #280]	; (8001498 <modo_usb+0x17c>)
 800137e:	78db      	ldrb	r3, [r3, #3]
 8001380:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			sprintf(str_aux, "%c%c%c%c",buffer_usb[5],buffer_usb[6],buffer_usb[7],buffer_usb[8]);
 8001384:	4b44      	ldr	r3, [pc, #272]	; (8001498 <modo_usb+0x17c>)
 8001386:	795b      	ldrb	r3, [r3, #5]
 8001388:	4619      	mov	r1, r3
 800138a:	4b43      	ldr	r3, [pc, #268]	; (8001498 <modo_usb+0x17c>)
 800138c:	799b      	ldrb	r3, [r3, #6]
 800138e:	461c      	mov	r4, r3
 8001390:	4b41      	ldr	r3, [pc, #260]	; (8001498 <modo_usb+0x17c>)
 8001392:	79db      	ldrb	r3, [r3, #7]
 8001394:	461a      	mov	r2, r3
 8001396:	4b40      	ldr	r3, [pc, #256]	; (8001498 <modo_usb+0x17c>)
 8001398:	7a1b      	ldrb	r3, [r3, #8]
 800139a:	4638      	mov	r0, r7
 800139c:	9301      	str	r3, [sp, #4]
 800139e:	9200      	str	r2, [sp, #0]
 80013a0:	4623      	mov	r3, r4
 80013a2:	460a      	mov	r2, r1
 80013a4:	4940      	ldr	r1, [pc, #256]	; (80014a8 <modo_usb+0x18c>)
 80013a6:	f00a f9c5 	bl	800b734 <siprintf>
			valor=atoi(str_aux);
 80013aa:	463b      	mov	r3, r7
 80013ac:	4618      	mov	r0, r3
 80013ae:	f00a f901 	bl	800b5b4 <atoi>
 80013b2:	6278      	str	r0, [r7, #36]	; 0x24
			CDC_Transmit_FS((uint8_t*) str, strlen(str));
 80013b4:	483b      	ldr	r0, [pc, #236]	; (80014a4 <modo_usb+0x188>)
 80013b6:	f7fe fec9 	bl	800014c <strlen>
 80013ba:	4603      	mov	r3, r0
 80013bc:	b29b      	uxth	r3, r3
 80013be:	4619      	mov	r1, r3
 80013c0:	4838      	ldr	r0, [pc, #224]	; (80014a4 <modo_usb+0x188>)
 80013c2:	f009 fd19 	bl	800adf8 <CDC_Transmit_FS>
			memset(buffer_usb, '\0',64);
 80013c6:	2240      	movs	r2, #64	; 0x40
 80013c8:	2100      	movs	r1, #0
 80013ca:	4833      	ldr	r0, [pc, #204]	; (8001498 <modo_usb+0x17c>)
 80013cc:	f00a f9d2 	bl	800b774 <memset>
 80013d0:	e02b      	b.n	800142a <modo_usb+0x10e>

		}else if(buffer_usb[0]=='$' && buffer_usb[1]=='R' && buffer_usb[2]=='e' && buffer_usb[3]=='q'){//comando request
 80013d2:	4b31      	ldr	r3, [pc, #196]	; (8001498 <modo_usb+0x17c>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b24      	cmp	r3, #36	; 0x24
 80013d8:	d127      	bne.n	800142a <modo_usb+0x10e>
 80013da:	4b2f      	ldr	r3, [pc, #188]	; (8001498 <modo_usb+0x17c>)
 80013dc:	785b      	ldrb	r3, [r3, #1]
 80013de:	2b52      	cmp	r3, #82	; 0x52
 80013e0:	d123      	bne.n	800142a <modo_usb+0x10e>
 80013e2:	4b2d      	ldr	r3, [pc, #180]	; (8001498 <modo_usb+0x17c>)
 80013e4:	789b      	ldrb	r3, [r3, #2]
 80013e6:	2b65      	cmp	r3, #101	; 0x65
 80013e8:	d11f      	bne.n	800142a <modo_usb+0x10e>
 80013ea:	4b2b      	ldr	r3, [pc, #172]	; (8001498 <modo_usb+0x17c>)
 80013ec:	78db      	ldrb	r3, [r3, #3]
 80013ee:	2b71      	cmp	r3, #113	; 0x71
 80013f0:	d11b      	bne.n	800142a <modo_usb+0x10e>
			//sprintf(str, "$D,%04d,%04d#\n", (int)adc_in[0],(int)adc_in[1]);
			sprintf(str, "$D,%c,%04d,%04d,%04d", mode,valor,(int)adc2use[0],(int)adc2use[1]);
 80013f2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <modo_usb+0x180>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4619      	mov	r1, r3
 80013fc:	4b27      	ldr	r3, [pc, #156]	; (800149c <modo_usb+0x180>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	9100      	str	r1, [sp, #0]
 8001404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001406:	4926      	ldr	r1, [pc, #152]	; (80014a0 <modo_usb+0x184>)
 8001408:	4826      	ldr	r0, [pc, #152]	; (80014a4 <modo_usb+0x188>)
 800140a:	f00a f993 	bl	800b734 <siprintf>
			CDC_Transmit_FS((uint8_t*) str, strlen(str));
 800140e:	4825      	ldr	r0, [pc, #148]	; (80014a4 <modo_usb+0x188>)
 8001410:	f7fe fe9c 	bl	800014c <strlen>
 8001414:	4603      	mov	r3, r0
 8001416:	b29b      	uxth	r3, r3
 8001418:	4619      	mov	r1, r3
 800141a:	4822      	ldr	r0, [pc, #136]	; (80014a4 <modo_usb+0x188>)
 800141c:	f009 fcec 	bl	800adf8 <CDC_Transmit_FS>
			memset(buffer_usb, '\0',64);
 8001420:	2240      	movs	r2, #64	; 0x40
 8001422:	2100      	movs	r1, #0
 8001424:	481c      	ldr	r0, [pc, #112]	; (8001498 <modo_usb+0x17c>)
 8001426:	f00a f9a5 	bl	800b774 <memset>
		}
  //call a funciones de control y display
		if(flag_update_loop_control){
 800142a:	4b20      	ldr	r3, [pc, #128]	; (80014ac <modo_usb+0x190>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d014      	beq.n	800145c <modo_usb+0x140>

			 control_spi=control_carga(mode,adc2use[0],adc2use[1],(uint16_t)valor);
 8001432:	4b1a      	ldr	r3, [pc, #104]	; (800149c <modo_usb+0x180>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	b299      	uxth	r1, r3
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <modo_usb+0x180>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	b29a      	uxth	r2, r3
 800143e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001440:	b29b      	uxth	r3, r3
 8001442:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8001446:	f000 f937 	bl	80016b8 <control_carga>
 800144a:	4603      	mov	r3, r0
 800144c:	843b      	strh	r3, [r7, #32]
			 enviar_spi_dac(control_spi);
 800144e:	8c3b      	ldrh	r3, [r7, #32]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fd31 	bl	8000eb8 <enviar_spi_dac>
			 flag_update_loop_control=0;
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <modo_usb+0x190>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]

		  }
		  if(flag_update_display_1_seg){
 800145c:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <modo_usb+0x194>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00b      	beq.n	800147c <modo_usb+0x160>
			  display_update_running(mode,adc2use[0],adc2use[1]);
 8001464:	4b0d      	ldr	r3, [pc, #52]	; (800149c <modo_usb+0x180>)
 8001466:	6819      	ldr	r1, [r3, #0]
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <modo_usb+0x180>)
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001470:	4618      	mov	r0, r3
 8001472:	f000 f821 	bl	80014b8 <display_update_running>
			  flag_update_display_1_seg=0;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <modo_usb+0x194>)
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
	while(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3)==GPIO_PIN_SET){//mientras no se apreta el boton no se sale del modo
 800147c:	2108      	movs	r1, #8
 800147e:	480d      	ldr	r0, [pc, #52]	; (80014b4 <modo_usb+0x198>)
 8001480:	f001 fe6e 	bl	8003160 <HAL_GPIO_ReadPin>
 8001484:	4603      	mov	r3, r0
 8001486:	2b01      	cmp	r3, #1
 8001488:	f43f af5e 	beq.w	8001348 <modo_usb+0x2c>
			  }
	}//fin while

}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	372c      	adds	r7, #44	; 0x2c
 8001492:	46bd      	mov	sp, r7
 8001494:	bd90      	pop	{r4, r7, pc}
 8001496:	bf00      	nop
 8001498:	200003d8 	.word	0x200003d8
 800149c:	200003d0 	.word	0x200003d0
 80014a0:	0800c1f8 	.word	0x0800c1f8
 80014a4:	20000418 	.word	0x20000418
 80014a8:	0800c210 	.word	0x0800c210
 80014ac:	200003bb 	.word	0x200003bb
 80014b0:	200003ba 	.word	0x200003ba
 80014b4:	40010c00 	.word	0x40010c00

080014b8 <display_update_running>:

void display_update_running(char modo_op,uint32_t volt, uint32_t corriente){
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b095      	sub	sp, #84	; 0x54
 80014bc:	af02      	add	r7, sp, #8
 80014be:	4603      	mov	r3, r0
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
 80014c4:	73fb      	strb	r3, [r7, #15]
	char char_as_str[] = {modo_op, '\0'};//encapsular, funcion de uso recurrente
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 80014cc:	2300      	movs	r3, #0
 80014ce:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	char buffer_fun[20]="";//{"Modo C",char_as_str};
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	; 0x24
 80014d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
	char buffer_dato[20]="";
 80014e4:	2300      	movs	r3, #0
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
	uint32_t volt_convertido = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t corriente_convertido = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	643b      	str	r3, [r7, #64]	; 0x40
	uint32_t potencia =0;
 80014fe:	2300      	movs	r3, #0
 8001500:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint16_t resistencia =0;
 8001502:	2300      	movs	r3, #0
 8001504:	877b      	strh	r3, [r7, #58]	; 0x3a
	volt_convertido=volt*FACTOR_ADC_VOLTAGE_mult;//122;
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	227a      	movs	r2, #122	; 0x7a
 800150a:	fb02 f303 	mul.w	r3, r2, r3
 800150e:	647b      	str	r3, [r7, #68]	; 0x44
	volt_convertido=volt_convertido/FACTOR_ADC_VOLTAGE_div;//100;
 8001510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001512:	4a5f      	ldr	r2, [pc, #380]	; (8001690 <display_update_running+0x1d8>)
 8001514:	fba2 2303 	umull	r2, r3, r2, r3
 8001518:	095b      	lsrs	r3, r3, #5
 800151a:	647b      	str	r3, [r7, #68]	; 0x44
	corriente_convertido=corriente*FACTOR_ADC_CURRENT_mult;//8437;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f641 429e 	movw	r2, #7326	; 0x1c9e
 8001522:	fb02 f303 	mul.w	r3, r2, r3
 8001526:	643b      	str	r3, [r7, #64]	; 0x40
	corriente_convertido=corriente_convertido/FACTOR_ADC_CURRENT_div;//10000;
 8001528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800152a:	4a5a      	ldr	r2, [pc, #360]	; (8001694 <display_update_running+0x1dc>)
 800152c:	fba2 2303 	umull	r2, r3, r2, r3
 8001530:	0b5b      	lsrs	r3, r3, #13
 8001532:	643b      	str	r3, [r7, #64]	; 0x40
	potencia = volt_convertido*corriente_convertido;
 8001534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001536:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001538:	fb02 f303 	mul.w	r3, r2, r3
 800153c:	63fb      	str	r3, [r7, #60]	; 0x3c
	potencia=potencia/1000;
 800153e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001540:	4a55      	ldr	r2, [pc, #340]	; (8001698 <display_update_running+0x1e0>)
 8001542:	fba2 2303 	umull	r2, r3, r2, r3
 8001546:	099b      	lsrs	r3, r3, #6
 8001548:	63fb      	str	r3, [r7, #60]	; 0x3c
	resistencia=volt_convertido/corriente_convertido;
 800154a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800154c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800154e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001552:	877b      	strh	r3, [r7, #58]	; 0x3a


	LCD_I2C_cmd(LCD_CLEAR);
 8001554:	2001      	movs	r0, #1
 8001556:	f7fe fe01 	bl	800015c <LCD_I2C_cmd>
	if(modo_op == 'R'){
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	2b52      	cmp	r3, #82	; 0x52
 800155e:	d11c      	bne.n	800159a <display_update_running+0xe2>
		LCD_I2C_cmd(LCD_LINEA1);
 8001560:	2000      	movs	r0, #0
 8001562:	f7fe fdfb 	bl	800015c <LCD_I2C_cmd>
		if(resistencia>4999)snprintf(buffer_dato, sizeof(buffer_dato), "Res: O.Lim");
 8001566:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001568:	f241 3287 	movw	r2, #4999	; 0x1387
 800156c:	4293      	cmp	r3, r2
 800156e:	d907      	bls.n	8001580 <display_update_running+0xc8>
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	4a49      	ldr	r2, [pc, #292]	; (800169c <display_update_running+0x1e4>)
 8001576:	2114      	movs	r1, #20
 8001578:	4618      	mov	r0, r3
 800157a:	f00a f8a7 	bl	800b6cc <sniprintf>
 800157e:	e006      	b.n	800158e <display_update_running+0xd6>
		else snprintf(buffer_dato, sizeof(buffer_dato), "Res: %d[ohm]", resistencia);
 8001580:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001582:	f107 0010 	add.w	r0, r7, #16
 8001586:	4a46      	ldr	r2, [pc, #280]	; (80016a0 <display_update_running+0x1e8>)
 8001588:	2114      	movs	r1, #20
 800158a:	f00a f89f 	bl	800b6cc <sniprintf>
		LCD_I2C_write_text(buffer_dato);
 800158e:	f107 0310 	add.w	r3, r7, #16
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe fe5f 	bl	8000256 <LCD_I2C_write_text>
 8001598:	e00f      	b.n	80015ba <display_update_running+0x102>
	}
	else{
		snprintf(buffer_fun, sizeof(buffer_fun), "Running Modo C%s:", char_as_str);
 800159a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800159e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80015a2:	4a40      	ldr	r2, [pc, #256]	; (80016a4 <display_update_running+0x1ec>)
 80015a4:	2114      	movs	r1, #20
 80015a6:	f00a f891 	bl	800b6cc <sniprintf>
		LCD_I2C_cmd(LCD_LINEA1);
 80015aa:	2000      	movs	r0, #0
 80015ac:	f7fe fdd6 	bl	800015c <LCD_I2C_cmd>
		LCD_I2C_write_text(buffer_fun);
 80015b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe fe4e 	bl	8000256 <LCD_I2C_write_text>
	}
	LCD_I2C_cmd(LCD_LINEA2);
 80015ba:	20c0      	movs	r0, #192	; 0xc0
 80015bc:	f7fe fdce 	bl	800015c <LCD_I2C_cmd>
	snprintf(buffer_dato, sizeof(buffer_dato), "Voltage: %d.%02d [V]",  (int)volt_convertido/100,(int)volt_convertido%100);//
 80015c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015c2:	4a33      	ldr	r2, [pc, #204]	; (8001690 <display_update_running+0x1d8>)
 80015c4:	fb82 1203 	smull	r1, r2, r2, r3
 80015c8:	1152      	asrs	r2, r2, #5
 80015ca:	17db      	asrs	r3, r3, #31
 80015cc:	1ad4      	subs	r4, r2, r3
 80015ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015d0:	4b2f      	ldr	r3, [pc, #188]	; (8001690 <display_update_running+0x1d8>)
 80015d2:	fb83 1302 	smull	r1, r3, r3, r2
 80015d6:	1159      	asrs	r1, r3, #5
 80015d8:	17d3      	asrs	r3, r2, #31
 80015da:	1acb      	subs	r3, r1, r3
 80015dc:	2164      	movs	r1, #100	; 0x64
 80015de:	fb01 f303 	mul.w	r3, r1, r3
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	f107 0010 	add.w	r0, r7, #16
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	4623      	mov	r3, r4
 80015ec:	4a2e      	ldr	r2, [pc, #184]	; (80016a8 <display_update_running+0x1f0>)
 80015ee:	2114      	movs	r1, #20
 80015f0:	f00a f86c 	bl	800b6cc <sniprintf>
	LCD_I2C_write_text(buffer_dato);
 80015f4:	f107 0310 	add.w	r3, r7, #16
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7fe fe2c 	bl	8000256 <LCD_I2C_write_text>
	LCD_I2C_cmd(LCD_LINEA3);
 80015fe:	2094      	movs	r0, #148	; 0x94
 8001600:	f7fe fdac 	bl	800015c <LCD_I2C_cmd>
	snprintf(buffer_dato, sizeof(buffer_dato), "Current: %d.%02d [A]", (int)corriente_convertido/100,(int)corriente_convertido%100);//
 8001604:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001606:	4a22      	ldr	r2, [pc, #136]	; (8001690 <display_update_running+0x1d8>)
 8001608:	fb82 1203 	smull	r1, r2, r2, r3
 800160c:	1152      	asrs	r2, r2, #5
 800160e:	17db      	asrs	r3, r3, #31
 8001610:	1ad4      	subs	r4, r2, r3
 8001612:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001614:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <display_update_running+0x1d8>)
 8001616:	fb83 1302 	smull	r1, r3, r3, r2
 800161a:	1159      	asrs	r1, r3, #5
 800161c:	17d3      	asrs	r3, r2, #31
 800161e:	1acb      	subs	r3, r1, r3
 8001620:	2164      	movs	r1, #100	; 0x64
 8001622:	fb01 f303 	mul.w	r3, r1, r3
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	f107 0010 	add.w	r0, r7, #16
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	4623      	mov	r3, r4
 8001630:	4a1e      	ldr	r2, [pc, #120]	; (80016ac <display_update_running+0x1f4>)
 8001632:	2114      	movs	r1, #20
 8001634:	f00a f84a 	bl	800b6cc <sniprintf>
	LCD_I2C_write_text(buffer_dato);
 8001638:	f107 0310 	add.w	r3, r7, #16
 800163c:	4618      	mov	r0, r3
 800163e:	f7fe fe0a 	bl	8000256 <LCD_I2C_write_text>
	LCD_I2C_cmd(LCD_LINEA4);
 8001642:	20d4      	movs	r0, #212	; 0xd4
 8001644:	f7fe fd8a 	bl	800015c <LCD_I2C_cmd>
	snprintf(buffer_dato, sizeof(buffer_dato), "Pot: %d.%d [W]", (int)potencia/10,(int)potencia%10);//
 8001648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800164a:	4a19      	ldr	r2, [pc, #100]	; (80016b0 <display_update_running+0x1f8>)
 800164c:	fb82 1203 	smull	r1, r2, r2, r3
 8001650:	1092      	asrs	r2, r2, #2
 8001652:	17db      	asrs	r3, r3, #31
 8001654:	1ad4      	subs	r4, r2, r3
 8001656:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <display_update_running+0x1f8>)
 800165a:	fb83 2301 	smull	r2, r3, r3, r1
 800165e:	109a      	asrs	r2, r3, #2
 8001660:	17cb      	asrs	r3, r1, #31
 8001662:	1ad2      	subs	r2, r2, r3
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	1aca      	subs	r2, r1, r3
 800166e:	f107 0010 	add.w	r0, r7, #16
 8001672:	9200      	str	r2, [sp, #0]
 8001674:	4623      	mov	r3, r4
 8001676:	4a0f      	ldr	r2, [pc, #60]	; (80016b4 <display_update_running+0x1fc>)
 8001678:	2114      	movs	r1, #20
 800167a:	f00a f827 	bl	800b6cc <sniprintf>
	LCD_I2C_write_text(buffer_dato);
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fde7 	bl	8000256 <LCD_I2C_write_text>
}
 8001688:	bf00      	nop
 800168a:	374c      	adds	r7, #76	; 0x4c
 800168c:	46bd      	mov	sp, r7
 800168e:	bd90      	pop	{r4, r7, pc}
 8001690:	51eb851f 	.word	0x51eb851f
 8001694:	d1b71759 	.word	0xd1b71759
 8001698:	10624dd3 	.word	0x10624dd3
 800169c:	0800c21c 	.word	0x0800c21c
 80016a0:	0800c228 	.word	0x0800c228
 80016a4:	0800c238 	.word	0x0800c238
 80016a8:	0800c180 	.word	0x0800c180
 80016ac:	0800c24c 	.word	0x0800c24c
 80016b0:	66666667 	.word	0x66666667
 80016b4:	0800c264 	.word	0x0800c264

080016b8 <control_carga>:

uint16_t control_carga(char modo, uint16_t voltage, uint16_t current, uint16_t set_point){
 80016b8:	b490      	push	{r4, r7}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4604      	mov	r4, r0
 80016c0:	4608      	mov	r0, r1
 80016c2:	4611      	mov	r1, r2
 80016c4:	461a      	mov	r2, r3
 80016c6:	4623      	mov	r3, r4
 80016c8:	71fb      	strb	r3, [r7, #7]
 80016ca:	4603      	mov	r3, r0
 80016cc:	80bb      	strh	r3, [r7, #4]
 80016ce:	460b      	mov	r3, r1
 80016d0:	807b      	strh	r3, [r7, #2]
 80016d2:	4613      	mov	r3, r2
 80016d4:	803b      	strh	r3, [r7, #0]
	uint32_t calculo = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]
	uint16_t DAC_nuevo_valor = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	827b      	strh	r3, [r7, #18]
	uint32_t volt_convertido = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
	uint32_t corriente_convertido = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]

	volt_convertido=voltage*FACTOR_ADC_VOLTAGE_mult;//122;
 80016e6:	88bb      	ldrh	r3, [r7, #4]
 80016e8:	227a      	movs	r2, #122	; 0x7a
 80016ea:	fb02 f303 	mul.w	r3, r2, r3
 80016ee:	60fb      	str	r3, [r7, #12]
	volt_convertido=volt_convertido/FACTOR_ADC_VOLTAGE_div;//100;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4a44      	ldr	r2, [pc, #272]	; (8001804 <control_carga+0x14c>)
 80016f4:	fba2 2303 	umull	r2, r3, r2, r3
 80016f8:	095b      	lsrs	r3, r3, #5
 80016fa:	60fb      	str	r3, [r7, #12]
	corriente_convertido=current*FACTOR_ADC_CURRENT_mult;//8437;
 80016fc:	887b      	ldrh	r3, [r7, #2]
 80016fe:	f641 429e 	movw	r2, #7326	; 0x1c9e
 8001702:	fb02 f303 	mul.w	r3, r2, r3
 8001706:	60bb      	str	r3, [r7, #8]
	corriente_convertido=corriente_convertido/FACTOR_ADC_CURRENT_div;//10000;
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	4a3f      	ldr	r2, [pc, #252]	; (8001808 <control_carga+0x150>)
 800170c:	fba2 2303 	umull	r2, r3, r2, r3
 8001710:	0b5b      	lsrs	r3, r3, #13
 8001712:	60bb      	str	r3, [r7, #8]

	switch(modo){
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	3b43      	subs	r3, #67	; 0x43
 8001718:	2b13      	cmp	r3, #19
 800171a:	d868      	bhi.n	80017ee <control_carga+0x136>
 800171c:	a201      	add	r2, pc, #4	; (adr r2, 8001724 <control_carga+0x6c>)
 800171e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001722:	bf00      	nop
 8001724:	08001775 	.word	0x08001775
 8001728:	080017ef 	.word	0x080017ef
 800172c:	080017ef 	.word	0x080017ef
 8001730:	080017ef 	.word	0x080017ef
 8001734:	080017ef 	.word	0x080017ef
 8001738:	080017ef 	.word	0x080017ef
 800173c:	080017ef 	.word	0x080017ef
 8001740:	080017ef 	.word	0x080017ef
 8001744:	080017ef 	.word	0x080017ef
 8001748:	080017ef 	.word	0x080017ef
 800174c:	080017ef 	.word	0x080017ef
 8001750:	080017ef 	.word	0x080017ef
 8001754:	080017ef 	.word	0x080017ef
 8001758:	08001793 	.word	0x08001793
 800175c:	080017ef 	.word	0x080017ef
 8001760:	080017c1 	.word	0x080017c1
 8001764:	080017ef 	.word	0x080017ef
 8001768:	080017ef 	.word	0x080017ef
 800176c:	080017ef 	.word	0x080017ef
 8001770:	0800178d 	.word	0x0800178d
	case 'C'://seteo directo
		calculo = set_point * 4095;//dac resol
 8001774:	883a      	ldrh	r2, [r7, #0]
 8001776:	4613      	mov	r3, r2
 8001778:	031b      	lsls	r3, r3, #12
 800177a:	1a9b      	subs	r3, r3, r2
 800177c:	617b      	str	r3, [r7, #20]
		calculo = calculo /N_TRANSISTORES; //div num MOSFET
		calculo = calculo /I_MAX_x_TRANSISTOR;//div corriente max por cada mosfet 250->2500 mA
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	4a22      	ldr	r2, [pc, #136]	; (800180c <control_carga+0x154>)
 8001782:	fba2 2303 	umull	r2, r3, r2, r3
 8001786:	095b      	lsrs	r3, r3, #5
 8001788:	617b      	str	r3, [r7, #20]
		break;
 800178a:	e032      	b.n	80017f2 <control_carga+0x13a>
	case 'V':
		//rev
		calculo = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
		break;
 8001790:	e02f      	b.n	80017f2 <control_carga+0x13a>
	case 'P':
		calculo = set_point * 1000;// agregamos ceros para que se alinee la coma y el resultado sea con las cifras correspondientes
 8001792:	883b      	ldrh	r3, [r7, #0]
 8001794:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001798:	fb02 f303 	mul.w	r3, r2, r3
 800179c:	617b      	str	r3, [r7, #20]
		calculo=calculo/volt_convertido;//P/V=I
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a6:	617b      	str	r3, [r7, #20]
		calculo = calculo * 4095;//dac resol
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	4613      	mov	r3, r2
 80017ac:	031b      	lsls	r3, r3, #12
 80017ae:	1a9b      	subs	r3, r3, r2
 80017b0:	617b      	str	r3, [r7, #20]
		calculo = calculo /N_TRANSISTORES; //div num MOSFET
		calculo = calculo /I_MAX_x_TRANSISTOR;//div corriente max por cada mosfet 250->2500 mA
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	4a15      	ldr	r2, [pc, #84]	; (800180c <control_carga+0x154>)
 80017b6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ba:	095b      	lsrs	r3, r3, #5
 80017bc:	617b      	str	r3, [r7, #20]
		break;
 80017be:	e018      	b.n	80017f2 <control_carga+0x13a>
	case 'R':
		calculo=volt_convertido*1000;//ceros para acomodar la coma
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017c6:	fb02 f303 	mul.w	r3, r2, r3
 80017ca:	617b      	str	r3, [r7, #20]
		calculo=volt_convertido/set_point;//por ley de ohm
 80017cc:	883b      	ldrh	r3, [r7, #0]
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d4:	617b      	str	r3, [r7, #20]
		calculo = calculo * 4095;//dac resol
 80017d6:	697a      	ldr	r2, [r7, #20]
 80017d8:	4613      	mov	r3, r2
 80017da:	031b      	lsls	r3, r3, #12
 80017dc:	1a9b      	subs	r3, r3, r2
 80017de:	617b      	str	r3, [r7, #20]
		calculo = calculo /N_TRANSISTORES; //div num MOSFET
		calculo = calculo /I_MAX_x_TRANSISTOR;//div corriente max por cada mosfet 250->2500 mA
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	4a0a      	ldr	r2, [pc, #40]	; (800180c <control_carga+0x154>)
 80017e4:	fba2 2303 	umull	r2, r3, r2, r3
 80017e8:	095b      	lsrs	r3, r3, #5
 80017ea:	617b      	str	r3, [r7, #20]
		break;
 80017ec:	e001      	b.n	80017f2 <control_carga+0x13a>
	default:
		calculo=0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]

	}
	DAC_nuevo_valor=(uint16_t)calculo;
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	827b      	strh	r3, [r7, #18]
	return DAC_nuevo_valor;
 80017f6:	8a7b      	ldrh	r3, [r7, #18]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc90      	pop	{r4, r7}
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	51eb851f 	.word	0x51eb851f
 8001808:	d1b71759 	.word	0xd1b71759
 800180c:	10624dd3 	.word	0x10624dd3

08001810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001814:	b672      	cpsid	i
}
 8001816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001818:	e7fe      	b.n	8001818 <Error_Handler+0x8>
	...

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_MspInit+0x5c>)
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	4a14      	ldr	r2, [pc, #80]	; (8001878 <HAL_MspInit+0x5c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6193      	str	r3, [r2, #24]
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_MspInit+0x5c>)
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_MspInit+0x5c>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_MspInit+0x5c>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001844:	61d3      	str	r3, [r2, #28]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_MspInit+0x5c>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_MspInit+0x60>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <HAL_MspInit+0x60>)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000
 800187c:	40010000 	.word	0x40010000

08001880 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a28      	ldr	r2, [pc, #160]	; (800193c <HAL_ADC_MspInit+0xbc>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d149      	bne.n	8001934 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018a0:	4b27      	ldr	r3, [pc, #156]	; (8001940 <HAL_ADC_MspInit+0xc0>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a26      	ldr	r2, [pc, #152]	; (8001940 <HAL_ADC_MspInit+0xc0>)
 80018a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b24      	ldr	r3, [pc, #144]	; (8001940 <HAL_ADC_MspInit+0xc0>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b8:	4b21      	ldr	r3, [pc, #132]	; (8001940 <HAL_ADC_MspInit+0xc0>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a20      	ldr	r2, [pc, #128]	; (8001940 <HAL_ADC_MspInit+0xc0>)
 80018be:	f043 0304 	orr.w	r3, r3, #4
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <HAL_ADC_MspInit+0xc0>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80018d0:	231e      	movs	r3, #30
 80018d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d4:	2303      	movs	r3, #3
 80018d6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d8:	f107 0310 	add.w	r3, r7, #16
 80018dc:	4619      	mov	r1, r3
 80018de:	4819      	ldr	r0, [pc, #100]	; (8001944 <HAL_ADC_MspInit+0xc4>)
 80018e0:	f001 faba 	bl	8002e58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 80018e6:	4a19      	ldr	r2, [pc, #100]	; (800194c <HAL_ADC_MspInit+0xcc>)
 80018e8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ea:	4b17      	ldr	r3, [pc, #92]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018f0:	4b15      	ldr	r3, [pc, #84]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018f6:	4b14      	ldr	r3, [pc, #80]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 80018f8:	2280      	movs	r2, #128	; 0x80
 80018fa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018fc:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 80018fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001902:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001904:	4b10      	ldr	r3, [pc, #64]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 8001906:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800190a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800190c:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 800190e:	2220      	movs	r2, #32
 8001910:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001912:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 8001914:	2200      	movs	r2, #0
 8001916:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001918:	480b      	ldr	r0, [pc, #44]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 800191a:	f001 f8af 	bl	8002a7c <HAL_DMA_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001924:	f7ff ff74 	bl	8001810 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 800192c:	621a      	str	r2, [r3, #32]
 800192e:	4a06      	ldr	r2, [pc, #24]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001934:	bf00      	nop
 8001936:	3720      	adds	r7, #32
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40012400 	.word	0x40012400
 8001940:	40021000 	.word	0x40021000
 8001944:	40010800 	.word	0x40010800
 8001948:	20000238 	.word	0x20000238
 800194c:	40020008 	.word	0x40020008

08001950 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 0310 	add.w	r3, r7, #16
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a15      	ldr	r2, [pc, #84]	; (80019c0 <HAL_I2C_MspInit+0x70>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d123      	bne.n	80019b8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001970:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <HAL_I2C_MspInit+0x74>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	4a13      	ldr	r2, [pc, #76]	; (80019c4 <HAL_I2C_MspInit+0x74>)
 8001976:	f043 0308 	orr.w	r3, r3, #8
 800197a:	6193      	str	r3, [r2, #24]
 800197c:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <HAL_I2C_MspInit+0x74>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f003 0308 	and.w	r3, r3, #8
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001988:	23c0      	movs	r3, #192	; 0xc0
 800198a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800198c:	2312      	movs	r3, #18
 800198e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001994:	f107 0310 	add.w	r3, r7, #16
 8001998:	4619      	mov	r1, r3
 800199a:	480b      	ldr	r0, [pc, #44]	; (80019c8 <HAL_I2C_MspInit+0x78>)
 800199c:	f001 fa5c 	bl	8002e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_I2C_MspInit+0x74>)
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <HAL_I2C_MspInit+0x74>)
 80019a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019aa:	61d3      	str	r3, [r2, #28]
 80019ac:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_I2C_MspInit+0x74>)
 80019ae:	69db      	ldr	r3, [r3, #28]
 80019b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019b8:	bf00      	nop
 80019ba:	3720      	adds	r7, #32
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40005400 	.word	0x40005400
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40010c00 	.word	0x40010c00

080019cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0310 	add.w	r3, r7, #16
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a15      	ldr	r2, [pc, #84]	; (8001a3c <HAL_SPI_MspInit+0x70>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d123      	bne.n	8001a34 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <HAL_SPI_MspInit+0x74>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	4a13      	ldr	r2, [pc, #76]	; (8001a40 <HAL_SPI_MspInit+0x74>)
 80019f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019f6:	6193      	str	r3, [r2, #24]
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <HAL_SPI_MspInit+0x74>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <HAL_SPI_MspInit+0x74>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a0d      	ldr	r2, [pc, #52]	; (8001a40 <HAL_SPI_MspInit+0x74>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <HAL_SPI_MspInit+0x74>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a1c:	23a0      	movs	r3, #160	; 0xa0
 8001a1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a28:	f107 0310 	add.w	r3, r7, #16
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4805      	ldr	r0, [pc, #20]	; (8001a44 <HAL_SPI_MspInit+0x78>)
 8001a30:	f001 fa12 	bl	8002e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001a34:	bf00      	nop
 8001a36:	3720      	adds	r7, #32
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40013000 	.word	0x40013000
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40010800 	.word	0x40010800

08001a48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a58:	d114      	bne.n	8001a84 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a5a:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_TIM_Base_MspInit+0x78>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	4a18      	ldr	r2, [pc, #96]	; (8001ac0 <HAL_TIM_Base_MspInit+0x78>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	61d3      	str	r3, [r2, #28]
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_TIM_Base_MspInit+0x78>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	201c      	movs	r0, #28
 8001a78:	f000 ffc9 	bl	8002a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a7c:	201c      	movs	r0, #28
 8001a7e:	f000 ffe2 	bl	8002a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a82:	e018      	b.n	8001ab6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0e      	ldr	r2, [pc, #56]	; (8001ac4 <HAL_TIM_Base_MspInit+0x7c>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d113      	bne.n	8001ab6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <HAL_TIM_Base_MspInit+0x78>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <HAL_TIM_Base_MspInit+0x78>)
 8001a94:	f043 0302 	orr.w	r3, r3, #2
 8001a98:	61d3      	str	r3, [r2, #28]
 8001a9a:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <HAL_TIM_Base_MspInit+0x78>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	60bb      	str	r3, [r7, #8]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	201d      	movs	r0, #29
 8001aac:	f000 ffaf 	bl	8002a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ab0:	201d      	movs	r0, #29
 8001ab2:	f000 ffc8 	bl	8002a46 <HAL_NVIC_EnableIRQ>
}
 8001ab6:	bf00      	nop
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40000400 	.word	0x40000400

08001ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <NMI_Handler+0x4>

08001ace <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad2:	e7fe      	b.n	8001ad2 <HardFault_Handler+0x4>

08001ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad8:	e7fe      	b.n	8001ad8 <MemManage_Handler+0x4>

08001ada <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ada:	b480      	push	{r7}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ade:	e7fe      	b.n	8001ade <BusFault_Handler+0x4>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <UsageFault_Handler+0x4>

08001ae6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0e:	f000 f8db 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <DMA1_Channel1_IRQHandler+0x10>)
 8001b1e:	f001 f867 	bl	8002bf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000238 	.word	0x20000238

08001b2c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001b30:	4802      	ldr	r0, [pc, #8]	; (8001b3c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001b32:	f002 f944 	bl	8003dbe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20001108 	.word	0x20001108

08001b40 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001b44:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b48:	f001 fb52 	bl	80031f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b54:	4802      	ldr	r0, [pc, #8]	; (8001b60 <TIM2_IRQHandler+0x10>)
 8001b56:	f004 fe13 	bl	8006780 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000328 	.word	0x20000328

08001b64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <TIM3_IRQHandler+0x10>)
 8001b6a:	f004 fe09 	bl	8006780 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000370 	.word	0x20000370

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	; (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f009 fdec 	bl	800b784 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20005000 	.word	0x20005000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	20000438 	.word	0x20000438
 8001be0:	20001760 	.word	0x20001760

08001be4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bf0:	f7ff fff8 	bl	8001be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bf4:	480b      	ldr	r0, [pc, #44]	; (8001c24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bf6:	490c      	ldr	r1, [pc, #48]	; (8001c28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bf8:	4a0c      	ldr	r2, [pc, #48]	; (8001c2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bfc:	e002      	b.n	8001c04 <LoopCopyDataInit>

08001bfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c02:	3304      	adds	r3, #4

08001c04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c08:	d3f9      	bcc.n	8001bfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c0a:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c0c:	4c09      	ldr	r4, [pc, #36]	; (8001c34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c10:	e001      	b.n	8001c16 <LoopFillZerobss>

08001c12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c14:	3204      	adds	r2, #4

08001c16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c18:	d3fb      	bcc.n	8001c12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c1a:	f009 fdb9 	bl	800b790 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c1e:	f7fe fcaf 	bl	8000580 <main>
  bx lr
 8001c22:	4770      	bx	lr
  ldr r0, =_sdata
 8001c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c28:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001c2c:	0800c438 	.word	0x0800c438
  ldr r2, =_sbss
 8001c30:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001c34:	20001760 	.word	0x20001760

08001c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c38:	e7fe      	b.n	8001c38 <ADC1_2_IRQHandler>
	...

08001c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <HAL_Init+0x28>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a07      	ldr	r2, [pc, #28]	; (8001c64 <HAL_Init+0x28>)
 8001c46:	f043 0310 	orr.w	r3, r3, #16
 8001c4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	f000 fed3 	bl	80029f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c52:	200f      	movs	r0, #15
 8001c54:	f000 f808 	bl	8001c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c58:	f7ff fde0 	bl	800181c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40022000 	.word	0x40022000

08001c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c70:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <HAL_InitTick+0x54>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <HAL_InitTick+0x58>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 feeb 	bl	8002a62 <HAL_SYSTICK_Config>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e00e      	b.n	8001cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d80a      	bhi.n	8001cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f000 feb3 	bl	8002a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca8:	4a06      	ldr	r2, [pc, #24]	; (8001cc4 <HAL_InitTick+0x5c>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e000      	b.n	8001cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20000020 	.word	0x20000020
 8001cc0:	20000028 	.word	0x20000028
 8001cc4:	20000024 	.word	0x20000024

08001cc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ccc:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <HAL_IncTick+0x1c>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a03      	ldr	r2, [pc, #12]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	20000028 	.word	0x20000028
 8001ce8:	2000043c 	.word	0x2000043c

08001cec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf0:	4b02      	ldr	r3, [pc, #8]	; (8001cfc <HAL_GetTick+0x10>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	2000043c 	.word	0x2000043c

08001d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d08:	f7ff fff0 	bl	8001cec <HAL_GetTick>
 8001d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d18:	d005      	beq.n	8001d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_Delay+0x44>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4413      	add	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d26:	bf00      	nop
 8001d28:	f7ff ffe0 	bl	8001cec <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d8f7      	bhi.n	8001d28 <HAL_Delay+0x28>
  {
  }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000028 	.word	0x20000028

08001d48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d50:	2300      	movs	r3, #0
 8001d52:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e0be      	b.n	8001ee8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d109      	bne.n	8001d8c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff fd7a 	bl	8001880 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 fcbf 	bl	8002710 <ADC_ConversionStop_Disable>
 8001d92:	4603      	mov	r3, r0
 8001d94:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9a:	f003 0310 	and.w	r3, r3, #16
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f040 8099 	bne.w	8001ed6 <HAL_ADC_Init+0x18e>
 8001da4:	7dfb      	ldrb	r3, [r7, #23]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f040 8095 	bne.w	8001ed6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001db4:	f023 0302 	bic.w	r3, r3, #2
 8001db8:	f043 0202 	orr.w	r2, r3, #2
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dc8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	7b1b      	ldrb	r3, [r3, #12]
 8001dce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dd0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dd2:	68ba      	ldr	r2, [r7, #8]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001de0:	d003      	beq.n	8001dea <HAL_ADC_Init+0xa2>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d102      	bne.n	8001df0 <HAL_ADC_Init+0xa8>
 8001dea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dee:	e000      	b.n	8001df2 <HAL_ADC_Init+0xaa>
 8001df0:	2300      	movs	r3, #0
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	7d1b      	ldrb	r3, [r3, #20]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d119      	bne.n	8001e34 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	7b1b      	ldrb	r3, [r3, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d109      	bne.n	8001e1c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	035a      	lsls	r2, r3, #13
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	e00b      	b.n	8001e34 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e20:	f043 0220 	orr.w	r2, r3, #32
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2c:	f043 0201 	orr.w	r2, r3, #1
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	430a      	orrs	r2, r1
 8001e46:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	4b28      	ldr	r3, [pc, #160]	; (8001ef0 <HAL_ADC_Init+0x1a8>)
 8001e50:	4013      	ands	r3, r2
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	6812      	ldr	r2, [r2, #0]
 8001e56:	68b9      	ldr	r1, [r7, #8]
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e64:	d003      	beq.n	8001e6e <HAL_ADC_Init+0x126>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d104      	bne.n	8001e78 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	051b      	lsls	r3, r3, #20
 8001e76:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_ADC_Init+0x1ac>)
 8001e94:	4013      	ands	r3, r2
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d10b      	bne.n	8001eb4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea6:	f023 0303 	bic.w	r3, r3, #3
 8001eaa:	f043 0201 	orr.w	r2, r3, #1
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001eb2:	e018      	b.n	8001ee6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb8:	f023 0312 	bic.w	r3, r3, #18
 8001ebc:	f043 0210 	orr.w	r2, r3, #16
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	f043 0201 	orr.w	r2, r3, #1
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ed4:	e007      	b.n	8001ee6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eda:	f043 0210 	orr.w	r2, r3, #16
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	ffe1f7fd 	.word	0xffe1f7fd
 8001ef4:	ff1f0efe 	.word	0xff1f0efe

08001ef8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d101      	bne.n	8001f12 <HAL_ADC_Start+0x1a>
 8001f0e:	2302      	movs	r3, #2
 8001f10:	e098      	b.n	8002044 <HAL_ADC_Start+0x14c>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 fb9e 	bl	800265c <ADC_Enable>
 8001f20:	4603      	mov	r3, r0
 8001f22:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f040 8087 	bne.w	800203a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f34:	f023 0301 	bic.w	r3, r3, #1
 8001f38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a41      	ldr	r2, [pc, #260]	; (800204c <HAL_ADC_Start+0x154>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d105      	bne.n	8001f56 <HAL_ADC_Start+0x5e>
 8001f4a:	4b41      	ldr	r3, [pc, #260]	; (8002050 <HAL_ADC_Start+0x158>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d115      	bne.n	8001f82 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d026      	beq.n	8001fbe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f80:	e01d      	b.n	8001fbe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a2f      	ldr	r2, [pc, #188]	; (8002050 <HAL_ADC_Start+0x158>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d004      	beq.n	8001fa2 <HAL_ADC_Start+0xaa>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2b      	ldr	r2, [pc, #172]	; (800204c <HAL_ADC_Start+0x154>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d10d      	bne.n	8001fbe <HAL_ADC_Start+0xc6>
 8001fa2:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <HAL_ADC_Start+0x158>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d007      	beq.n	8001fbe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fb6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d006      	beq.n	8001fd8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fce:	f023 0206 	bic.w	r2, r3, #6
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fd6:	e002      	b.n	8001fde <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f06f 0202 	mvn.w	r2, #2
 8001fee:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001ffa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ffe:	d113      	bne.n	8002028 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002004:	4a11      	ldr	r2, [pc, #68]	; (800204c <HAL_ADC_Start+0x154>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d105      	bne.n	8002016 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800200a:	4b11      	ldr	r3, [pc, #68]	; (8002050 <HAL_ADC_Start+0x158>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002012:	2b00      	cmp	r3, #0
 8002014:	d108      	bne.n	8002028 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002024:	609a      	str	r2, [r3, #8]
 8002026:	e00c      	b.n	8002042 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	e003      	b.n	8002042 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40012800 	.word	0x40012800
 8002050:	40012400 	.word	0x40012400

08002054 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002054:	b590      	push	{r4, r7, lr}
 8002056:	b087      	sub	sp, #28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800206a:	f7ff fe3f 	bl	8001cec <HAL_GetTick>
 800206e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00b      	beq.n	8002096 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002082:	f043 0220 	orr.w	r2, r3, #32
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e0d3      	b.n	800223e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d131      	bne.n	8002108 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d12a      	bne.n	8002108 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020b2:	e021      	b.n	80020f8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ba:	d01d      	beq.n	80020f8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d007      	beq.n	80020d2 <HAL_ADC_PollForConversion+0x7e>
 80020c2:	f7ff fe13 	bl	8001cec <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	683a      	ldr	r2, [r7, #0]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d212      	bcs.n	80020f8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10b      	bne.n	80020f8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e4:	f043 0204 	orr.w	r2, r3, #4
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e0a2      	b.n	800223e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0d6      	beq.n	80020b4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002106:	e070      	b.n	80021ea <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002108:	4b4f      	ldr	r3, [pc, #316]	; (8002248 <HAL_ADC_PollForConversion+0x1f4>)
 800210a:	681c      	ldr	r4, [r3, #0]
 800210c:	2002      	movs	r0, #2
 800210e:	f003 ff65 	bl	8005fdc <HAL_RCCEx_GetPeriphCLKFreq>
 8002112:	4603      	mov	r3, r0
 8002114:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6919      	ldr	r1, [r3, #16]
 800211e:	4b4b      	ldr	r3, [pc, #300]	; (800224c <HAL_ADC_PollForConversion+0x1f8>)
 8002120:	400b      	ands	r3, r1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d118      	bne.n	8002158 <HAL_ADC_PollForConversion+0x104>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68d9      	ldr	r1, [r3, #12]
 800212c:	4b48      	ldr	r3, [pc, #288]	; (8002250 <HAL_ADC_PollForConversion+0x1fc>)
 800212e:	400b      	ands	r3, r1
 8002130:	2b00      	cmp	r3, #0
 8002132:	d111      	bne.n	8002158 <HAL_ADC_PollForConversion+0x104>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6919      	ldr	r1, [r3, #16]
 800213a:	4b46      	ldr	r3, [pc, #280]	; (8002254 <HAL_ADC_PollForConversion+0x200>)
 800213c:	400b      	ands	r3, r1
 800213e:	2b00      	cmp	r3, #0
 8002140:	d108      	bne.n	8002154 <HAL_ADC_PollForConversion+0x100>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68d9      	ldr	r1, [r3, #12]
 8002148:	4b43      	ldr	r3, [pc, #268]	; (8002258 <HAL_ADC_PollForConversion+0x204>)
 800214a:	400b      	ands	r3, r1
 800214c:	2b00      	cmp	r3, #0
 800214e:	d101      	bne.n	8002154 <HAL_ADC_PollForConversion+0x100>
 8002150:	2314      	movs	r3, #20
 8002152:	e020      	b.n	8002196 <HAL_ADC_PollForConversion+0x142>
 8002154:	2329      	movs	r3, #41	; 0x29
 8002156:	e01e      	b.n	8002196 <HAL_ADC_PollForConversion+0x142>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6919      	ldr	r1, [r3, #16]
 800215e:	4b3d      	ldr	r3, [pc, #244]	; (8002254 <HAL_ADC_PollForConversion+0x200>)
 8002160:	400b      	ands	r3, r1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d106      	bne.n	8002174 <HAL_ADC_PollForConversion+0x120>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68d9      	ldr	r1, [r3, #12]
 800216c:	4b3a      	ldr	r3, [pc, #232]	; (8002258 <HAL_ADC_PollForConversion+0x204>)
 800216e:	400b      	ands	r3, r1
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00d      	beq.n	8002190 <HAL_ADC_PollForConversion+0x13c>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6919      	ldr	r1, [r3, #16]
 800217a:	4b38      	ldr	r3, [pc, #224]	; (800225c <HAL_ADC_PollForConversion+0x208>)
 800217c:	400b      	ands	r3, r1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d108      	bne.n	8002194 <HAL_ADC_PollForConversion+0x140>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68d9      	ldr	r1, [r3, #12]
 8002188:	4b34      	ldr	r3, [pc, #208]	; (800225c <HAL_ADC_PollForConversion+0x208>)
 800218a:	400b      	ands	r3, r1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_ADC_PollForConversion+0x140>
 8002190:	2354      	movs	r3, #84	; 0x54
 8002192:	e000      	b.n	8002196 <HAL_ADC_PollForConversion+0x142>
 8002194:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002196:	fb02 f303 	mul.w	r3, r2, r3
 800219a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800219c:	e021      	b.n	80021e2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a4:	d01a      	beq.n	80021dc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d007      	beq.n	80021bc <HAL_ADC_PollForConversion+0x168>
 80021ac:	f7ff fd9e 	bl	8001cec <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d20f      	bcs.n	80021dc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d90b      	bls.n	80021dc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c8:	f043 0204 	orr.w	r2, r3, #4
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e030      	b.n	800223e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	3301      	adds	r3, #1
 80021e0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d8d9      	bhi.n	800219e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f06f 0212 	mvn.w	r2, #18
 80021f2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800220a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800220e:	d115      	bne.n	800223c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002214:	2b00      	cmp	r3, #0
 8002216:	d111      	bne.n	800223c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002228:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d105      	bne.n	800223c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	371c      	adds	r7, #28
 8002242:	46bd      	mov	sp, r7
 8002244:	bd90      	pop	{r4, r7, pc}
 8002246:	bf00      	nop
 8002248:	20000020 	.word	0x20000020
 800224c:	24924924 	.word	0x24924924
 8002250:	00924924 	.word	0x00924924
 8002254:	12492492 	.word	0x12492492
 8002258:	00492492 	.word	0x00492492
 800225c:	00249249 	.word	0x00249249

08002260 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a64      	ldr	r2, [pc, #400]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d004      	beq.n	8002284 <HAL_ADC_Start_DMA+0x24>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a63      	ldr	r2, [pc, #396]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d106      	bne.n	8002292 <HAL_ADC_Start_DMA+0x32>
 8002284:	4b60      	ldr	r3, [pc, #384]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800228c:	2b00      	cmp	r3, #0
 800228e:	f040 80b3 	bne.w	80023f8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_ADC_Start_DMA+0x40>
 800229c:	2302      	movs	r3, #2
 800229e:	e0ae      	b.n	80023fe <HAL_ADC_Start_DMA+0x19e>
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f000 f9d7 	bl	800265c <ADC_Enable>
 80022ae:	4603      	mov	r3, r0
 80022b0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022b2:	7dfb      	ldrb	r3, [r7, #23]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f040 809a 	bne.w	80023ee <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022c2:	f023 0301 	bic.w	r3, r3, #1
 80022c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a4e      	ldr	r2, [pc, #312]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d105      	bne.n	80022e4 <HAL_ADC_Start_DMA+0x84>
 80022d8:	4b4b      	ldr	r3, [pc, #300]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d115      	bne.n	8002310 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d026      	beq.n	800234c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002302:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002306:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800230e:	e01d      	b.n	800234c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002314:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a39      	ldr	r2, [pc, #228]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d004      	beq.n	8002330 <HAL_ADC_Start_DMA+0xd0>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a38      	ldr	r2, [pc, #224]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d10d      	bne.n	800234c <HAL_ADC_Start_DMA+0xec>
 8002330:	4b35      	ldr	r3, [pc, #212]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002340:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002344:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d006      	beq.n	8002366 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	f023 0206 	bic.w	r2, r3, #6
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	62da      	str	r2, [r3, #44]	; 0x2c
 8002364:	e002      	b.n	800236c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	4a25      	ldr	r2, [pc, #148]	; (8002410 <HAL_ADC_Start_DMA+0x1b0>)
 800237a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4a24      	ldr	r2, [pc, #144]	; (8002414 <HAL_ADC_Start_DMA+0x1b4>)
 8002382:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	4a23      	ldr	r2, [pc, #140]	; (8002418 <HAL_ADC_Start_DMA+0x1b8>)
 800238a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f06f 0202 	mvn.w	r2, #2
 8002394:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023a4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a18      	ldr	r0, [r3, #32]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	334c      	adds	r3, #76	; 0x4c
 80023b0:	4619      	mov	r1, r3
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f000 fbbb 	bl	8002b30 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023c8:	d108      	bne.n	80023dc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80023d8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023da:	e00f      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80023ea:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023ec:	e006      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80023f6:	e001      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40012400 	.word	0x40012400
 800240c:	40012800 	.word	0x40012800
 8002410:	08002793 	.word	0x08002793
 8002414:	0800280f 	.word	0x0800280f
 8002418:	0800282b 	.word	0x0800282b

0800241c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800242a:	4618      	mov	r0, r3
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
	...

0800246c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002476:	2300      	movs	r3, #0
 8002478:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x20>
 8002488:	2302      	movs	r3, #2
 800248a:	e0dc      	b.n	8002646 <HAL_ADC_ConfigChannel+0x1da>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b06      	cmp	r3, #6
 800249a:	d81c      	bhi.n	80024d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b05      	subs	r3, #5
 80024ae:	221f      	movs	r2, #31
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	4019      	ands	r1, r3
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	3b05      	subs	r3, #5
 80024c8:	fa00 f203 	lsl.w	r2, r0, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	635a      	str	r2, [r3, #52]	; 0x34
 80024d4:	e03c      	b.n	8002550 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b0c      	cmp	r3, #12
 80024dc:	d81c      	bhi.n	8002518 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	3b23      	subs	r3, #35	; 0x23
 80024f0:	221f      	movs	r2, #31
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	4019      	ands	r1, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b23      	subs	r3, #35	; 0x23
 800250a:	fa00 f203 	lsl.w	r2, r0, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	631a      	str	r2, [r3, #48]	; 0x30
 8002516:	e01b      	b.n	8002550 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	3b41      	subs	r3, #65	; 0x41
 800252a:	221f      	movs	r2, #31
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	4019      	ands	r1, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4413      	add	r3, r2
 8002542:	3b41      	subs	r3, #65	; 0x41
 8002544:	fa00 f203 	lsl.w	r2, r0, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b09      	cmp	r3, #9
 8002556:	d91c      	bls.n	8002592 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68d9      	ldr	r1, [r3, #12]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	4613      	mov	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4413      	add	r3, r2
 8002568:	3b1e      	subs	r3, #30
 800256a:	2207      	movs	r2, #7
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	4019      	ands	r1, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6898      	ldr	r0, [r3, #8]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	3b1e      	subs	r3, #30
 8002584:	fa00 f203 	lsl.w	r2, r0, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	60da      	str	r2, [r3, #12]
 8002590:	e019      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6919      	ldr	r1, [r3, #16]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	2207      	movs	r2, #7
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	4019      	ands	r1, r3
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	6898      	ldr	r0, [r3, #8]
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	fa00 f203 	lsl.w	r2, r0, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b10      	cmp	r3, #16
 80025cc:	d003      	beq.n	80025d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025d2:	2b11      	cmp	r3, #17
 80025d4:	d132      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a1d      	ldr	r2, [pc, #116]	; (8002650 <HAL_ADC_ConfigChannel+0x1e4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d125      	bne.n	800262c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d126      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b10      	cmp	r3, #16
 8002604:	d11a      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002606:	4b13      	ldr	r3, [pc, #76]	; (8002654 <HAL_ADC_ConfigChannel+0x1e8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a13      	ldr	r2, [pc, #76]	; (8002658 <HAL_ADC_ConfigChannel+0x1ec>)
 800260c:	fba2 2303 	umull	r2, r3, r2, r3
 8002610:	0c9a      	lsrs	r2, r3, #18
 8002612:	4613      	mov	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800261c:	e002      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	3b01      	subs	r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f9      	bne.n	800261e <HAL_ADC_ConfigChannel+0x1b2>
 800262a:	e007      	b.n	800263c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002630:	f043 0220 	orr.w	r2, r3, #32
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002644:	7bfb      	ldrb	r3, [r7, #15]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	40012400 	.word	0x40012400
 8002654:	20000020 	.word	0x20000020
 8002658:	431bde83 	.word	0x431bde83

0800265c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002668:	2300      	movs	r3, #0
 800266a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b01      	cmp	r3, #1
 8002678:	d040      	beq.n	80026fc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 0201 	orr.w	r2, r2, #1
 8002688:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800268a:	4b1f      	ldr	r3, [pc, #124]	; (8002708 <ADC_Enable+0xac>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a1f      	ldr	r2, [pc, #124]	; (800270c <ADC_Enable+0xb0>)
 8002690:	fba2 2303 	umull	r2, r3, r2, r3
 8002694:	0c9b      	lsrs	r3, r3, #18
 8002696:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002698:	e002      	b.n	80026a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	3b01      	subs	r3, #1
 800269e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f9      	bne.n	800269a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026a6:	f7ff fb21 	bl	8001cec <HAL_GetTick>
 80026aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ac:	e01f      	b.n	80026ee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026ae:	f7ff fb1d 	bl	8001cec <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d918      	bls.n	80026ee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d011      	beq.n	80026ee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ce:	f043 0210 	orr.w	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026da:	f043 0201 	orr.w	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e007      	b.n	80026fe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d1d8      	bne.n	80026ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	20000020 	.word	0x20000020
 800270c:	431bde83 	.word	0x431bde83

08002710 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b01      	cmp	r3, #1
 8002728:	d12e      	bne.n	8002788 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0201 	bic.w	r2, r2, #1
 8002738:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800273a:	f7ff fad7 	bl	8001cec <HAL_GetTick>
 800273e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002740:	e01b      	b.n	800277a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002742:	f7ff fad3 	bl	8001cec <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d914      	bls.n	800277a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b01      	cmp	r3, #1
 800275c:	d10d      	bne.n	800277a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002762:	f043 0210 	orr.w	r2, r3, #16
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800276e:	f043 0201 	orr.w	r2, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e007      	b.n	800278a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 0301 	and.w	r3, r3, #1
 8002784:	2b01      	cmp	r3, #1
 8002786:	d0dc      	beq.n	8002742 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d127      	bne.n	80027fc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027c2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027c6:	d115      	bne.n	80027f4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d111      	bne.n	80027f4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d105      	bne.n	80027f4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ec:	f043 0201 	orr.w	r2, r3, #1
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f7ff fe1d 	bl	8002434 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80027fa:	e004      	b.n	8002806 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	4798      	blx	r3
}
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f7ff fe12 	bl	8002446 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002822:	bf00      	nop
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b084      	sub	sp, #16
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	f043 0204 	orr.w	r2, r3, #4
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f7ff fe01 	bl	8002458 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002870:	4b0c      	ldr	r3, [pc, #48]	; (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800287c:	4013      	ands	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ac:	4b04      	ldr	r3, [pc, #16]	; (80028c0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	f003 0307 	and.w	r3, r3, #7
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	db0b      	blt.n	80028ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	f003 021f 	and.w	r2, r3, #31
 80028dc:	4906      	ldr	r1, [pc, #24]	; (80028f8 <__NVIC_EnableIRQ+0x34>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	2001      	movs	r0, #1
 80028e6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr
 80028f8:	e000e100 	.word	0xe000e100

080028fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	6039      	str	r1, [r7, #0]
 8002906:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290c:	2b00      	cmp	r3, #0
 800290e:	db0a      	blt.n	8002926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	b2da      	uxtb	r2, r3
 8002914:	490c      	ldr	r1, [pc, #48]	; (8002948 <__NVIC_SetPriority+0x4c>)
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	0112      	lsls	r2, r2, #4
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	440b      	add	r3, r1
 8002920:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002924:	e00a      	b.n	800293c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	b2da      	uxtb	r2, r3
 800292a:	4908      	ldr	r1, [pc, #32]	; (800294c <__NVIC_SetPriority+0x50>)
 800292c:	79fb      	ldrb	r3, [r7, #7]
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	3b04      	subs	r3, #4
 8002934:	0112      	lsls	r2, r2, #4
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	440b      	add	r3, r1
 800293a:	761a      	strb	r2, [r3, #24]
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000e100 	.word	0xe000e100
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002950:	b480      	push	{r7}
 8002952:	b089      	sub	sp, #36	; 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	f1c3 0307 	rsb	r3, r3, #7
 800296a:	2b04      	cmp	r3, #4
 800296c:	bf28      	it	cs
 800296e:	2304      	movcs	r3, #4
 8002970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3304      	adds	r3, #4
 8002976:	2b06      	cmp	r3, #6
 8002978:	d902      	bls.n	8002980 <NVIC_EncodePriority+0x30>
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3b03      	subs	r3, #3
 800297e:	e000      	b.n	8002982 <NVIC_EncodePriority+0x32>
 8002980:	2300      	movs	r3, #0
 8002982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002984:	f04f 32ff 	mov.w	r2, #4294967295
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43da      	mvns	r2, r3
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	401a      	ands	r2, r3
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002998:	f04f 31ff 	mov.w	r1, #4294967295
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	fa01 f303 	lsl.w	r3, r1, r3
 80029a2:	43d9      	mvns	r1, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a8:	4313      	orrs	r3, r2
         );
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3724      	adds	r7, #36	; 0x24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3b01      	subs	r3, #1
 80029c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029c4:	d301      	bcc.n	80029ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029c6:	2301      	movs	r3, #1
 80029c8:	e00f      	b.n	80029ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ca:	4a0a      	ldr	r2, [pc, #40]	; (80029f4 <SysTick_Config+0x40>)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029d2:	210f      	movs	r1, #15
 80029d4:	f04f 30ff 	mov.w	r0, #4294967295
 80029d8:	f7ff ff90 	bl	80028fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029dc:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <SysTick_Config+0x40>)
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029e2:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <SysTick_Config+0x40>)
 80029e4:	2207      	movs	r2, #7
 80029e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	e000e010 	.word	0xe000e010

080029f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff ff2d 	bl	8002860 <__NVIC_SetPriorityGrouping>
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	4603      	mov	r3, r0
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a20:	f7ff ff42 	bl	80028a8 <__NVIC_GetPriorityGrouping>
 8002a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68b9      	ldr	r1, [r7, #8]
 8002a2a:	6978      	ldr	r0, [r7, #20]
 8002a2c:	f7ff ff90 	bl	8002950 <NVIC_EncodePriority>
 8002a30:	4602      	mov	r2, r0
 8002a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a36:	4611      	mov	r1, r2
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff ff5f 	bl	80028fc <__NVIC_SetPriority>
}
 8002a3e:	bf00      	nop
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff35 	bl	80028c4 <__NVIC_EnableIRQ>
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff ffa2 	bl	80029b4 <SysTick_Config>
 8002a70:	4603      	mov	r3, r0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e043      	b.n	8002b1a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	461a      	mov	r2, r3
 8002a98:	4b22      	ldr	r3, [pc, #136]	; (8002b24 <HAL_DMA_Init+0xa8>)
 8002a9a:	4413      	add	r3, r2
 8002a9c:	4a22      	ldr	r2, [pc, #136]	; (8002b28 <HAL_DMA_Init+0xac>)
 8002a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa2:	091b      	lsrs	r3, r3, #4
 8002aa4:	009a      	lsls	r2, r3, #2
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a1f      	ldr	r2, [pc, #124]	; (8002b2c <HAL_DMA_Init+0xb0>)
 8002aae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ac6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002aca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ae0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	bffdfff8 	.word	0xbffdfff8
 8002b28:	cccccccd 	.word	0xcccccccd
 8002b2c:	40020000 	.word	0x40020000

08002b30 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
 8002b3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <HAL_DMA_Start_IT+0x20>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e04b      	b.n	8002be8 <HAL_DMA_Start_IT+0xb8>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d13a      	bne.n	8002bda <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0201 	bic.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	68b9      	ldr	r1, [r7, #8]
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f000 f937 	bl	8002dfc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d008      	beq.n	8002ba8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f042 020e 	orr.w	r2, r2, #14
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	e00f      	b.n	8002bc8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0204 	bic.w	r2, r2, #4
 8002bb6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 020a 	orr.w	r2, r2, #10
 8002bc6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0201 	orr.w	r2, r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	e005      	b.n	8002be6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002be2:	2302      	movs	r3, #2
 8002be4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	2204      	movs	r2, #4
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4013      	ands	r3, r2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d04f      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0xc8>
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d04a      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d107      	bne.n	8002c40 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0204 	bic.w	r2, r2, #4
 8002c3e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a66      	ldr	r2, [pc, #408]	; (8002de0 <HAL_DMA_IRQHandler+0x1f0>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d029      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xae>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a65      	ldr	r2, [pc, #404]	; (8002de4 <HAL_DMA_IRQHandler+0x1f4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d022      	beq.n	8002c9a <HAL_DMA_IRQHandler+0xaa>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a63      	ldr	r2, [pc, #396]	; (8002de8 <HAL_DMA_IRQHandler+0x1f8>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d01a      	beq.n	8002c94 <HAL_DMA_IRQHandler+0xa4>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a62      	ldr	r2, [pc, #392]	; (8002dec <HAL_DMA_IRQHandler+0x1fc>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d012      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x9e>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a60      	ldr	r2, [pc, #384]	; (8002df0 <HAL_DMA_IRQHandler+0x200>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d00a      	beq.n	8002c88 <HAL_DMA_IRQHandler+0x98>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a5f      	ldr	r2, [pc, #380]	; (8002df4 <HAL_DMA_IRQHandler+0x204>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d102      	bne.n	8002c82 <HAL_DMA_IRQHandler+0x92>
 8002c7c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c80:	e00e      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
 8002c82:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c86:	e00b      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
 8002c88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c8c:	e008      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
 8002c8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c92:	e005      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
 8002c94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c98:	e002      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
 8002c9a:	2340      	movs	r3, #64	; 0x40
 8002c9c:	e000      	b.n	8002ca0 <HAL_DMA_IRQHandler+0xb0>
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	4a55      	ldr	r2, [pc, #340]	; (8002df8 <HAL_DMA_IRQHandler+0x208>)
 8002ca2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 8094 	beq.w	8002dd6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002cb6:	e08e      	b.n	8002dd6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d056      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x186>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d051      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 020a 	bic.w	r2, r2, #10
 8002cee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a38      	ldr	r2, [pc, #224]	; (8002de0 <HAL_DMA_IRQHandler+0x1f0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d029      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x166>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a37      	ldr	r2, [pc, #220]	; (8002de4 <HAL_DMA_IRQHandler+0x1f4>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d022      	beq.n	8002d52 <HAL_DMA_IRQHandler+0x162>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a35      	ldr	r2, [pc, #212]	; (8002de8 <HAL_DMA_IRQHandler+0x1f8>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d01a      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x15c>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a34      	ldr	r2, [pc, #208]	; (8002dec <HAL_DMA_IRQHandler+0x1fc>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d012      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x156>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a32      	ldr	r2, [pc, #200]	; (8002df0 <HAL_DMA_IRQHandler+0x200>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d00a      	beq.n	8002d40 <HAL_DMA_IRQHandler+0x150>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a31      	ldr	r2, [pc, #196]	; (8002df4 <HAL_DMA_IRQHandler+0x204>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d102      	bne.n	8002d3a <HAL_DMA_IRQHandler+0x14a>
 8002d34:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002d38:	e00e      	b.n	8002d58 <HAL_DMA_IRQHandler+0x168>
 8002d3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d3e:	e00b      	b.n	8002d58 <HAL_DMA_IRQHandler+0x168>
 8002d40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d44:	e008      	b.n	8002d58 <HAL_DMA_IRQHandler+0x168>
 8002d46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d4a:	e005      	b.n	8002d58 <HAL_DMA_IRQHandler+0x168>
 8002d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d50:	e002      	b.n	8002d58 <HAL_DMA_IRQHandler+0x168>
 8002d52:	2320      	movs	r3, #32
 8002d54:	e000      	b.n	8002d58 <HAL_DMA_IRQHandler+0x168>
 8002d56:	2302      	movs	r3, #2
 8002d58:	4a27      	ldr	r2, [pc, #156]	; (8002df8 <HAL_DMA_IRQHandler+0x208>)
 8002d5a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d034      	beq.n	8002dd6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d74:	e02f      	b.n	8002dd6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	2208      	movs	r2, #8
 8002d7c:	409a      	lsls	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d028      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x1e8>
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	f003 0308 	and.w	r3, r3, #8
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d023      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 020e 	bic.w	r2, r2, #14
 8002d9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da8:	2101      	movs	r1, #1
 8002daa:	fa01 f202 	lsl.w	r2, r1, r2
 8002dae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d004      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	4798      	blx	r3
    }
  }
  return;
 8002dd6:	bf00      	nop
 8002dd8:	bf00      	nop
}
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40020008 	.word	0x40020008
 8002de4:	4002001c 	.word	0x4002001c
 8002de8:	40020030 	.word	0x40020030
 8002dec:	40020044 	.word	0x40020044
 8002df0:	40020058 	.word	0x40020058
 8002df4:	4002006c 	.word	0x4002006c
 8002df8:	40020000 	.word	0x40020000

08002dfc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e12:	2101      	movs	r1, #1
 8002e14:	fa01 f202 	lsl.w	r2, r1, r2
 8002e18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b10      	cmp	r3, #16
 8002e28:	d108      	bne.n	8002e3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e3a:	e007      	b.n	8002e4c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	60da      	str	r2, [r3, #12]
}
 8002e4c:	bf00      	nop
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr
	...

08002e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b08b      	sub	sp, #44	; 0x2c
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e66:	2300      	movs	r3, #0
 8002e68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e6a:	e169      	b.n	8003140 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	69fa      	ldr	r2, [r7, #28]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	f040 8158 	bne.w	800313a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	4a9a      	ldr	r2, [pc, #616]	; (80030f8 <HAL_GPIO_Init+0x2a0>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d05e      	beq.n	8002f52 <HAL_GPIO_Init+0xfa>
 8002e94:	4a98      	ldr	r2, [pc, #608]	; (80030f8 <HAL_GPIO_Init+0x2a0>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d875      	bhi.n	8002f86 <HAL_GPIO_Init+0x12e>
 8002e9a:	4a98      	ldr	r2, [pc, #608]	; (80030fc <HAL_GPIO_Init+0x2a4>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d058      	beq.n	8002f52 <HAL_GPIO_Init+0xfa>
 8002ea0:	4a96      	ldr	r2, [pc, #600]	; (80030fc <HAL_GPIO_Init+0x2a4>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d86f      	bhi.n	8002f86 <HAL_GPIO_Init+0x12e>
 8002ea6:	4a96      	ldr	r2, [pc, #600]	; (8003100 <HAL_GPIO_Init+0x2a8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d052      	beq.n	8002f52 <HAL_GPIO_Init+0xfa>
 8002eac:	4a94      	ldr	r2, [pc, #592]	; (8003100 <HAL_GPIO_Init+0x2a8>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d869      	bhi.n	8002f86 <HAL_GPIO_Init+0x12e>
 8002eb2:	4a94      	ldr	r2, [pc, #592]	; (8003104 <HAL_GPIO_Init+0x2ac>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d04c      	beq.n	8002f52 <HAL_GPIO_Init+0xfa>
 8002eb8:	4a92      	ldr	r2, [pc, #584]	; (8003104 <HAL_GPIO_Init+0x2ac>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d863      	bhi.n	8002f86 <HAL_GPIO_Init+0x12e>
 8002ebe:	4a92      	ldr	r2, [pc, #584]	; (8003108 <HAL_GPIO_Init+0x2b0>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d046      	beq.n	8002f52 <HAL_GPIO_Init+0xfa>
 8002ec4:	4a90      	ldr	r2, [pc, #576]	; (8003108 <HAL_GPIO_Init+0x2b0>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d85d      	bhi.n	8002f86 <HAL_GPIO_Init+0x12e>
 8002eca:	2b12      	cmp	r3, #18
 8002ecc:	d82a      	bhi.n	8002f24 <HAL_GPIO_Init+0xcc>
 8002ece:	2b12      	cmp	r3, #18
 8002ed0:	d859      	bhi.n	8002f86 <HAL_GPIO_Init+0x12e>
 8002ed2:	a201      	add	r2, pc, #4	; (adr r2, 8002ed8 <HAL_GPIO_Init+0x80>)
 8002ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed8:	08002f53 	.word	0x08002f53
 8002edc:	08002f2d 	.word	0x08002f2d
 8002ee0:	08002f3f 	.word	0x08002f3f
 8002ee4:	08002f81 	.word	0x08002f81
 8002ee8:	08002f87 	.word	0x08002f87
 8002eec:	08002f87 	.word	0x08002f87
 8002ef0:	08002f87 	.word	0x08002f87
 8002ef4:	08002f87 	.word	0x08002f87
 8002ef8:	08002f87 	.word	0x08002f87
 8002efc:	08002f87 	.word	0x08002f87
 8002f00:	08002f87 	.word	0x08002f87
 8002f04:	08002f87 	.word	0x08002f87
 8002f08:	08002f87 	.word	0x08002f87
 8002f0c:	08002f87 	.word	0x08002f87
 8002f10:	08002f87 	.word	0x08002f87
 8002f14:	08002f87 	.word	0x08002f87
 8002f18:	08002f87 	.word	0x08002f87
 8002f1c:	08002f35 	.word	0x08002f35
 8002f20:	08002f49 	.word	0x08002f49
 8002f24:	4a79      	ldr	r2, [pc, #484]	; (800310c <HAL_GPIO_Init+0x2b4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d013      	beq.n	8002f52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f2a:	e02c      	b.n	8002f86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	623b      	str	r3, [r7, #32]
          break;
 8002f32:	e029      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	3304      	adds	r3, #4
 8002f3a:	623b      	str	r3, [r7, #32]
          break;
 8002f3c:	e024      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	3308      	adds	r3, #8
 8002f44:	623b      	str	r3, [r7, #32]
          break;
 8002f46:	e01f      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	330c      	adds	r3, #12
 8002f4e:	623b      	str	r3, [r7, #32]
          break;
 8002f50:	e01a      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d102      	bne.n	8002f60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f5a:	2304      	movs	r3, #4
 8002f5c:	623b      	str	r3, [r7, #32]
          break;
 8002f5e:	e013      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d105      	bne.n	8002f74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f68:	2308      	movs	r3, #8
 8002f6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69fa      	ldr	r2, [r7, #28]
 8002f70:	611a      	str	r2, [r3, #16]
          break;
 8002f72:	e009      	b.n	8002f88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f74:	2308      	movs	r3, #8
 8002f76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	615a      	str	r2, [r3, #20]
          break;
 8002f7e:	e003      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f80:	2300      	movs	r3, #0
 8002f82:	623b      	str	r3, [r7, #32]
          break;
 8002f84:	e000      	b.n	8002f88 <HAL_GPIO_Init+0x130>
          break;
 8002f86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	2bff      	cmp	r3, #255	; 0xff
 8002f8c:	d801      	bhi.n	8002f92 <HAL_GPIO_Init+0x13a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	e001      	b.n	8002f96 <HAL_GPIO_Init+0x13e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	3304      	adds	r3, #4
 8002f96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	2bff      	cmp	r3, #255	; 0xff
 8002f9c:	d802      	bhi.n	8002fa4 <HAL_GPIO_Init+0x14c>
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	e002      	b.n	8002faa <HAL_GPIO_Init+0x152>
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa6:	3b08      	subs	r3, #8
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	210f      	movs	r1, #15
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	401a      	ands	r2, r3
 8002fbc:	6a39      	ldr	r1, [r7, #32]
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f000 80b1 	beq.w	800313a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fd8:	4b4d      	ldr	r3, [pc, #308]	; (8003110 <HAL_GPIO_Init+0x2b8>)
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	4a4c      	ldr	r2, [pc, #304]	; (8003110 <HAL_GPIO_Init+0x2b8>)
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	6193      	str	r3, [r2, #24]
 8002fe4:	4b4a      	ldr	r3, [pc, #296]	; (8003110 <HAL_GPIO_Init+0x2b8>)
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ff0:	4a48      	ldr	r2, [pc, #288]	; (8003114 <HAL_GPIO_Init+0x2bc>)
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	089b      	lsrs	r3, r3, #2
 8002ff6:	3302      	adds	r3, #2
 8002ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ffc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	220f      	movs	r2, #15
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4013      	ands	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a40      	ldr	r2, [pc, #256]	; (8003118 <HAL_GPIO_Init+0x2c0>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d013      	beq.n	8003044 <HAL_GPIO_Init+0x1ec>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a3f      	ldr	r2, [pc, #252]	; (800311c <HAL_GPIO_Init+0x2c4>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d00d      	beq.n	8003040 <HAL_GPIO_Init+0x1e8>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a3e      	ldr	r2, [pc, #248]	; (8003120 <HAL_GPIO_Init+0x2c8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d007      	beq.n	800303c <HAL_GPIO_Init+0x1e4>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a3d      	ldr	r2, [pc, #244]	; (8003124 <HAL_GPIO_Init+0x2cc>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d101      	bne.n	8003038 <HAL_GPIO_Init+0x1e0>
 8003034:	2303      	movs	r3, #3
 8003036:	e006      	b.n	8003046 <HAL_GPIO_Init+0x1ee>
 8003038:	2304      	movs	r3, #4
 800303a:	e004      	b.n	8003046 <HAL_GPIO_Init+0x1ee>
 800303c:	2302      	movs	r3, #2
 800303e:	e002      	b.n	8003046 <HAL_GPIO_Init+0x1ee>
 8003040:	2301      	movs	r3, #1
 8003042:	e000      	b.n	8003046 <HAL_GPIO_Init+0x1ee>
 8003044:	2300      	movs	r3, #0
 8003046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003048:	f002 0203 	and.w	r2, r2, #3
 800304c:	0092      	lsls	r2, r2, #2
 800304e:	4093      	lsls	r3, r2
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	4313      	orrs	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003056:	492f      	ldr	r1, [pc, #188]	; (8003114 <HAL_GPIO_Init+0x2bc>)
 8003058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305a:	089b      	lsrs	r3, r3, #2
 800305c:	3302      	adds	r3, #2
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d006      	beq.n	800307e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003070:	4b2d      	ldr	r3, [pc, #180]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	492c      	ldr	r1, [pc, #176]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	4313      	orrs	r3, r2
 800307a:	608b      	str	r3, [r1, #8]
 800307c:	e006      	b.n	800308c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800307e:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	43db      	mvns	r3, r3
 8003086:	4928      	ldr	r1, [pc, #160]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 8003088:	4013      	ands	r3, r2
 800308a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d006      	beq.n	80030a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003098:	4b23      	ldr	r3, [pc, #140]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	4922      	ldr	r1, [pc, #136]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	60cb      	str	r3, [r1, #12]
 80030a4:	e006      	b.n	80030b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030a6:	4b20      	ldr	r3, [pc, #128]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	43db      	mvns	r3, r3
 80030ae:	491e      	ldr	r1, [pc, #120]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030b0:	4013      	ands	r3, r2
 80030b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d006      	beq.n	80030ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030c0:	4b19      	ldr	r3, [pc, #100]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	4918      	ldr	r1, [pc, #96]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	604b      	str	r3, [r1, #4]
 80030cc:	e006      	b.n	80030dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030ce:	4b16      	ldr	r3, [pc, #88]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	43db      	mvns	r3, r3
 80030d6:	4914      	ldr	r1, [pc, #80]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030d8:	4013      	ands	r3, r2
 80030da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d021      	beq.n	800312c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030e8:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	490e      	ldr	r1, [pc, #56]	; (8003128 <HAL_GPIO_Init+0x2d0>)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	600b      	str	r3, [r1, #0]
 80030f4:	e021      	b.n	800313a <HAL_GPIO_Init+0x2e2>
 80030f6:	bf00      	nop
 80030f8:	10320000 	.word	0x10320000
 80030fc:	10310000 	.word	0x10310000
 8003100:	10220000 	.word	0x10220000
 8003104:	10210000 	.word	0x10210000
 8003108:	10120000 	.word	0x10120000
 800310c:	10110000 	.word	0x10110000
 8003110:	40021000 	.word	0x40021000
 8003114:	40010000 	.word	0x40010000
 8003118:	40010800 	.word	0x40010800
 800311c:	40010c00 	.word	0x40010c00
 8003120:	40011000 	.word	0x40011000
 8003124:	40011400 	.word	0x40011400
 8003128:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800312c:	4b0b      	ldr	r3, [pc, #44]	; (800315c <HAL_GPIO_Init+0x304>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	43db      	mvns	r3, r3
 8003134:	4909      	ldr	r1, [pc, #36]	; (800315c <HAL_GPIO_Init+0x304>)
 8003136:	4013      	ands	r3, r2
 8003138:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	3301      	adds	r3, #1
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003146:	fa22 f303 	lsr.w	r3, r2, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	f47f ae8e 	bne.w	8002e6c <HAL_GPIO_Init+0x14>
  }
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop
 8003154:	372c      	adds	r7, #44	; 0x2c
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr
 800315c:	40010400 	.word	0x40010400

08003160 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	887b      	ldrh	r3, [r7, #2]
 8003172:	4013      	ands	r3, r2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d002      	beq.n	800317e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003178:	2301      	movs	r3, #1
 800317a:	73fb      	strb	r3, [r7, #15]
 800317c:	e001      	b.n	8003182 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800317e:	2300      	movs	r3, #0
 8003180:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003182:	7bfb      	ldrb	r3, [r7, #15]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3714      	adds	r7, #20
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr

0800318e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	460b      	mov	r3, r1
 8003198:	807b      	strh	r3, [r7, #2]
 800319a:	4613      	mov	r3, r2
 800319c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800319e:	787b      	ldrb	r3, [r7, #1]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031a4:	887a      	ldrh	r2, [r7, #2]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031aa:	e003      	b.n	80031b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	041a      	lsls	r2, r3, #16
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	611a      	str	r2, [r3, #16]
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031be:	b480      	push	{r7}
 80031c0:	b085      	sub	sp, #20
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
 80031c6:	460b      	mov	r3, r1
 80031c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031d0:	887a      	ldrh	r2, [r7, #2]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	4013      	ands	r3, r2
 80031d6:	041a      	lsls	r2, r3, #16
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	43d9      	mvns	r1, r3
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	400b      	ands	r3, r1
 80031e0:	431a      	orrs	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	611a      	str	r2, [r3, #16]
}
 80031e6:	bf00      	nop
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr

080031f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031fa:	4b08      	ldr	r3, [pc, #32]	; (800321c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031fc:	695a      	ldr	r2, [r3, #20]
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d006      	beq.n	8003214 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003206:	4a05      	ldr	r2, [pc, #20]	; (800321c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800320c:	88fb      	ldrh	r3, [r7, #6]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd fdb4 	bl	8000d7c <HAL_GPIO_EXTI_Callback>
  }
}
 8003214:	bf00      	nop
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40010400 	.word	0x40010400

08003220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e12b      	b.n	800348a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d106      	bne.n	800324c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7fe fb82 	bl	8001950 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2224      	movs	r2, #36	; 0x24
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003272:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003282:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003284:	f002 fdae 	bl	8005de4 <HAL_RCC_GetPCLK1Freq>
 8003288:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4a81      	ldr	r2, [pc, #516]	; (8003494 <HAL_I2C_Init+0x274>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d807      	bhi.n	80032a4 <HAL_I2C_Init+0x84>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a80      	ldr	r2, [pc, #512]	; (8003498 <HAL_I2C_Init+0x278>)
 8003298:	4293      	cmp	r3, r2
 800329a:	bf94      	ite	ls
 800329c:	2301      	movls	r3, #1
 800329e:	2300      	movhi	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e006      	b.n	80032b2 <HAL_I2C_Init+0x92>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4a7d      	ldr	r2, [pc, #500]	; (800349c <HAL_I2C_Init+0x27c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	bf94      	ite	ls
 80032ac:	2301      	movls	r3, #1
 80032ae:	2300      	movhi	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e0e7      	b.n	800348a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a78      	ldr	r2, [pc, #480]	; (80034a0 <HAL_I2C_Init+0x280>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0c9b      	lsrs	r3, r3, #18
 80032c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4a6a      	ldr	r2, [pc, #424]	; (8003494 <HAL_I2C_Init+0x274>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d802      	bhi.n	80032f4 <HAL_I2C_Init+0xd4>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	3301      	adds	r3, #1
 80032f2:	e009      	b.n	8003308 <HAL_I2C_Init+0xe8>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	4a69      	ldr	r2, [pc, #420]	; (80034a4 <HAL_I2C_Init+0x284>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	3301      	adds	r3, #1
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	430b      	orrs	r3, r1
 800330e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800331a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	495c      	ldr	r1, [pc, #368]	; (8003494 <HAL_I2C_Init+0x274>)
 8003324:	428b      	cmp	r3, r1
 8003326:	d819      	bhi.n	800335c <HAL_I2C_Init+0x13c>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	1e59      	subs	r1, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fbb1 f3f3 	udiv	r3, r1, r3
 8003336:	1c59      	adds	r1, r3, #1
 8003338:	f640 73fc 	movw	r3, #4092	; 0xffc
 800333c:	400b      	ands	r3, r1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_I2C_Init+0x138>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1e59      	subs	r1, r3, #1
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	e051      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 8003358:	2304      	movs	r3, #4
 800335a:	e04f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d111      	bne.n	8003388 <HAL_I2C_Init+0x168>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1e58      	subs	r0, r3, #1
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	440b      	add	r3, r1
 8003372:	fbb0 f3f3 	udiv	r3, r0, r3
 8003376:	3301      	adds	r3, #1
 8003378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337c:	2b00      	cmp	r3, #0
 800337e:	bf0c      	ite	eq
 8003380:	2301      	moveq	r3, #1
 8003382:	2300      	movne	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	e012      	b.n	80033ae <HAL_I2C_Init+0x18e>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e58      	subs	r0, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	0099      	lsls	r1, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	fbb0 f3f3 	udiv	r3, r0, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_I2C_Init+0x196>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e022      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10e      	bne.n	80033dc <HAL_I2C_Init+0x1bc>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1e58      	subs	r0, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6859      	ldr	r1, [r3, #4]
 80033c6:	460b      	mov	r3, r1
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	440b      	add	r3, r1
 80033cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d0:	3301      	adds	r3, #1
 80033d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033da:	e00f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e58      	subs	r0, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	0099      	lsls	r1, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f2:	3301      	adds	r3, #1
 80033f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	6809      	ldr	r1, [r1, #0]
 8003400:	4313      	orrs	r3, r2
 8003402:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69da      	ldr	r2, [r3, #28]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800342a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6911      	ldr	r1, [r2, #16]
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68d2      	ldr	r2, [r2, #12]
 8003436:	4311      	orrs	r1, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	430b      	orrs	r3, r1
 800343e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695a      	ldr	r2, [r3, #20]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	000186a0 	.word	0x000186a0
 8003498:	001e847f 	.word	0x001e847f
 800349c:	003d08ff 	.word	0x003d08ff
 80034a0:	431bde83 	.word	0x431bde83
 80034a4:	10624dd3 	.word	0x10624dd3

080034a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	461a      	mov	r2, r3
 80034b4:	460b      	mov	r3, r1
 80034b6:	817b      	strh	r3, [r7, #10]
 80034b8:	4613      	mov	r3, r2
 80034ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034bc:	f7fe fc16 	bl	8001cec <HAL_GetTick>
 80034c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b20      	cmp	r3, #32
 80034cc:	f040 80e0 	bne.w	8003690 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	2319      	movs	r3, #25
 80034d6:	2201      	movs	r2, #1
 80034d8:	4970      	ldr	r1, [pc, #448]	; (800369c <HAL_I2C_Master_Transmit+0x1f4>)
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f000 f972 	bl	80037c4 <I2C_WaitOnFlagUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034e6:	2302      	movs	r3, #2
 80034e8:	e0d3      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d101      	bne.n	80034f8 <HAL_I2C_Master_Transmit+0x50>
 80034f4:	2302      	movs	r3, #2
 80034f6:	e0cc      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b01      	cmp	r3, #1
 800350c:	d007      	beq.n	800351e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f042 0201 	orr.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800352c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2221      	movs	r2, #33	; 0x21
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2210      	movs	r2, #16
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	893a      	ldrh	r2, [r7, #8]
 800354e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4a50      	ldr	r2, [pc, #320]	; (80036a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003560:	8979      	ldrh	r1, [r7, #10]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	6a3a      	ldr	r2, [r7, #32]
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 f8aa 	bl	80036c0 <I2C_MasterRequestWrite>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e08d      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	613b      	str	r3, [r7, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	613b      	str	r3, [r7, #16]
 800358a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800358c:	e066      	b.n	800365c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	6a39      	ldr	r1, [r7, #32]
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 fa30 	bl	80039f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00d      	beq.n	80035ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	d107      	bne.n	80035b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e06b      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035be:	781a      	ldrb	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	1c5a      	adds	r2, r3, #1
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d11b      	bne.n	8003630 <HAL_I2C_Master_Transmit+0x188>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d017      	beq.n	8003630 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800361a:	b29b      	uxth	r3, r3
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	6a39      	ldr	r1, [r7, #32]
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fa27 	bl	8003a88 <I2C_WaitOnBTFFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003644:	2b04      	cmp	r3, #4
 8003646:	d107      	bne.n	8003658 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003656:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e01a      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003660:	2b00      	cmp	r3, #0
 8003662:	d194      	bne.n	800358e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003672:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2220      	movs	r2, #32
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800368c:	2300      	movs	r3, #0
 800368e:	e000      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003690:	2302      	movs	r3, #2
  }
}
 8003692:	4618      	mov	r0, r3
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	00100002 	.word	0x00100002
 80036a0:	ffff0000 	.word	0xffff0000

080036a4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b2:	b2db      	uxtb	r3, r3
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr
	...

080036c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	607a      	str	r2, [r7, #4]
 80036ca:	603b      	str	r3, [r7, #0]
 80036cc:	460b      	mov	r3, r1
 80036ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d006      	beq.n	80036ea <I2C_MasterRequestWrite+0x2a>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d003      	beq.n	80036ea <I2C_MasterRequestWrite+0x2a>
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036e8:	d108      	bne.n	80036fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	e00b      	b.n	8003714 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003700:	2b12      	cmp	r3, #18
 8003702:	d107      	bne.n	8003714 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003712:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f84f 	bl	80037c4 <I2C_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00d      	beq.n	8003748 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800373a:	d103      	bne.n	8003744 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e035      	b.n	80037b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003750:	d108      	bne.n	8003764 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003752:	897b      	ldrh	r3, [r7, #10]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	461a      	mov	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003760:	611a      	str	r2, [r3, #16]
 8003762:	e01b      	b.n	800379c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003764:	897b      	ldrh	r3, [r7, #10]
 8003766:	11db      	asrs	r3, r3, #7
 8003768:	b2db      	uxtb	r3, r3
 800376a:	f003 0306 	and.w	r3, r3, #6
 800376e:	b2db      	uxtb	r3, r3
 8003770:	f063 030f 	orn	r3, r3, #15
 8003774:	b2da      	uxtb	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	490e      	ldr	r1, [pc, #56]	; (80037bc <I2C_MasterRequestWrite+0xfc>)
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f898 	bl	80038b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e010      	b.n	80037b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003792:	897b      	ldrh	r3, [r7, #10]
 8003794:	b2da      	uxtb	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	4907      	ldr	r1, [pc, #28]	; (80037c0 <I2C_MasterRequestWrite+0x100>)
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 f888 	bl	80038b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3718      	adds	r7, #24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	00010008 	.word	0x00010008
 80037c0:	00010002 	.word	0x00010002

080037c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	603b      	str	r3, [r7, #0]
 80037d0:	4613      	mov	r3, r2
 80037d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037d4:	e048      	b.n	8003868 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037dc:	d044      	beq.n	8003868 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037de:	f7fe fa85 	bl	8001cec <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d302      	bcc.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d139      	bne.n	8003868 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	0c1b      	lsrs	r3, r3, #16
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d10d      	bne.n	800381a <I2C_WaitOnFlagUntilTimeout+0x56>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	43da      	mvns	r2, r3
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	4013      	ands	r3, r2
 800380a:	b29b      	uxth	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	bf0c      	ite	eq
 8003810:	2301      	moveq	r3, #1
 8003812:	2300      	movne	r3, #0
 8003814:	b2db      	uxtb	r3, r3
 8003816:	461a      	mov	r2, r3
 8003818:	e00c      	b.n	8003834 <I2C_WaitOnFlagUntilTimeout+0x70>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	43da      	mvns	r2, r3
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4013      	ands	r3, r2
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	429a      	cmp	r2, r3
 8003838:	d116      	bne.n	8003868 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2220      	movs	r2, #32
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003854:	f043 0220 	orr.w	r2, r3, #32
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e023      	b.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	0c1b      	lsrs	r3, r3, #16
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b01      	cmp	r3, #1
 8003870:	d10d      	bne.n	800388e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	43da      	mvns	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	4013      	ands	r3, r2
 800387e:	b29b      	uxth	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	bf0c      	ite	eq
 8003884:	2301      	moveq	r3, #1
 8003886:	2300      	movne	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	e00c      	b.n	80038a8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	43da      	mvns	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	4013      	ands	r3, r2
 800389a:	b29b      	uxth	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
 80038a8:	79fb      	ldrb	r3, [r7, #7]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d093      	beq.n	80037d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038c6:	e071      	b.n	80039ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d6:	d123      	bne.n	8003920 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038e6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390c:	f043 0204 	orr.w	r2, r3, #4
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e067      	b.n	80039f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003926:	d041      	beq.n	80039ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003928:	f7fe f9e0 	bl	8001cec <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	429a      	cmp	r2, r3
 8003936:	d302      	bcc.n	800393e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d136      	bne.n	80039ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	0c1b      	lsrs	r3, r3, #16
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b01      	cmp	r3, #1
 8003946:	d10c      	bne.n	8003962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	43da      	mvns	r2, r3
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	4013      	ands	r3, r2
 8003954:	b29b      	uxth	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	bf14      	ite	ne
 800395a:	2301      	movne	r3, #1
 800395c:	2300      	moveq	r3, #0
 800395e:	b2db      	uxtb	r3, r3
 8003960:	e00b      	b.n	800397a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	43da      	mvns	r2, r3
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4013      	ands	r3, r2
 800396e:	b29b      	uxth	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	bf14      	ite	ne
 8003974:	2301      	movne	r3, #1
 8003976:	2300      	moveq	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d016      	beq.n	80039ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2220      	movs	r2, #32
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	f043 0220 	orr.w	r2, r3, #32
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e021      	b.n	80039f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	0c1b      	lsrs	r3, r3, #16
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d10c      	bne.n	80039d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	43da      	mvns	r2, r3
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	4013      	ands	r3, r2
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	bf14      	ite	ne
 80039c8:	2301      	movne	r3, #1
 80039ca:	2300      	moveq	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	e00b      	b.n	80039e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	43da      	mvns	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4013      	ands	r3, r2
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bf14      	ite	ne
 80039e2:	2301      	movne	r3, #1
 80039e4:	2300      	moveq	r3, #0
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f47f af6d 	bne.w	80038c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a04:	e034      	b.n	8003a70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f000 f886 	bl	8003b18 <I2C_IsAcknowledgeFailed>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e034      	b.n	8003a80 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a1c:	d028      	beq.n	8003a70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1e:	f7fe f965 	bl	8001cec <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d302      	bcc.n	8003a34 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d11d      	bne.n	8003a70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a3e:	2b80      	cmp	r3, #128	; 0x80
 8003a40:	d016      	beq.n	8003a70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5c:	f043 0220 	orr.w	r2, r3, #32
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e007      	b.n	8003a80 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a7a:	2b80      	cmp	r3, #128	; 0x80
 8003a7c:	d1c3      	bne.n	8003a06 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a94:	e034      	b.n	8003b00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f83e 	bl	8003b18 <I2C_IsAcknowledgeFailed>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e034      	b.n	8003b10 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aac:	d028      	beq.n	8003b00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aae:	f7fe f91d 	bl	8001cec <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d302      	bcc.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d11d      	bne.n	8003b00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d016      	beq.n	8003b00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2220      	movs	r2, #32
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aec:	f043 0220 	orr.w	r2, r3, #32
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e007      	b.n	8003b10 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d1c3      	bne.n	8003a96 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b2e:	d11b      	bne.n	8003b68 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b38:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b54:	f043 0204 	orr.w	r2, r3, #4
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bc80      	pop	{r7}
 8003b72:	4770      	bx	lr

08003b74 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b76:	b08b      	sub	sp, #44	; 0x2c
 8003b78:	af06      	add	r7, sp, #24
 8003b7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e0f1      	b.n	8003d6a <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f007 fa60 	bl	800b060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2203      	movs	r2, #3
 8003ba4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f003 f969 	bl	8006e84 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	687e      	ldr	r6, [r7, #4]
 8003bba:	466d      	mov	r5, sp
 8003bbc:	f106 0410 	add.w	r4, r6, #16
 8003bc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	602b      	str	r3, [r5, #0]
 8003bc8:	1d33      	adds	r3, r6, #4
 8003bca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bcc:	6838      	ldr	r0, [r7, #0]
 8003bce:	f003 f933 	bl	8006e38 <USB_CoreInit>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d005      	beq.n	8003be4 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e0c2      	b.n	8003d6a <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2100      	movs	r1, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	f003 f964 	bl	8006eb8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	73fb      	strb	r3, [r7, #15]
 8003bf4:	e040      	b.n	8003c78 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003bf6:	7bfb      	ldrb	r3, [r7, #15]
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4413      	add	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	440b      	add	r3, r1
 8003c06:	3301      	adds	r3, #1
 8003c08:	2201      	movs	r2, #1
 8003c0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
 8003c0e:	6879      	ldr	r1, [r7, #4]
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	440b      	add	r3, r1
 8003c1c:	7bfa      	ldrb	r2, [r7, #15]
 8003c1e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	440b      	add	r3, r1
 8003c30:	3303      	adds	r3, #3
 8003c32:	2200      	movs	r2, #0
 8003c34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c36:	7bfa      	ldrb	r2, [r7, #15]
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	440b      	add	r3, r1
 8003c44:	3338      	adds	r3, #56	; 0x38
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c4a:	7bfa      	ldrb	r2, [r7, #15]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4413      	add	r3, r2
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	440b      	add	r3, r1
 8003c58:	333c      	adds	r3, #60	; 0x3c
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c5e:	7bfa      	ldrb	r2, [r7, #15]
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	4613      	mov	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	4413      	add	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	440b      	add	r3, r1
 8003c6c:	3340      	adds	r3, #64	; 0x40
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	3301      	adds	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
 8003c78:	7bfa      	ldrb	r2, [r7, #15]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d3b9      	bcc.n	8003bf6 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c82:	2300      	movs	r3, #0
 8003c84:	73fb      	strb	r3, [r7, #15]
 8003c86:	e044      	b.n	8003d12 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c88:	7bfa      	ldrb	r2, [r7, #15]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	440b      	add	r3, r1
 8003c96:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	440b      	add	r3, r1
 8003cac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003cb0:	7bfa      	ldrb	r2, [r7, #15]
 8003cb2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003cb4:	7bfa      	ldrb	r2, [r7, #15]
 8003cb6:	6879      	ldr	r1, [r7, #4]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	4413      	add	r3, r2
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	440b      	add	r3, r1
 8003cc2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003cca:	7bfa      	ldrb	r2, [r7, #15]
 8003ccc:	6879      	ldr	r1, [r7, #4]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	4413      	add	r3, r2
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	440b      	add	r3, r1
 8003cd8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ce0:	7bfa      	ldrb	r2, [r7, #15]
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4413      	add	r3, r2
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	440b      	add	r3, r1
 8003cee:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003cf6:	7bfa      	ldrb	r2, [r7, #15]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4413      	add	r3, r2
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	440b      	add	r3, r1
 8003d04:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	73fb      	strb	r3, [r7, #15]
 8003d12:	7bfa      	ldrb	r2, [r7, #15]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d3b5      	bcc.n	8003c88 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	603b      	str	r3, [r7, #0]
 8003d22:	687e      	ldr	r6, [r7, #4]
 8003d24:	466d      	mov	r5, sp
 8003d26:	f106 0410 	add.w	r4, r6, #16
 8003d2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d2e:	6823      	ldr	r3, [r4, #0]
 8003d30:	602b      	str	r3, [r5, #0]
 8003d32:	1d33      	adds	r3, r6, #4
 8003d34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d36:	6838      	ldr	r0, [r7, #0]
 8003d38:	f003 f8ca 	bl	8006ed0 <USB_DevInit>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d005      	beq.n	8003d4e <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2202      	movs	r2, #2
 8003d46:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e00d      	b.n	8003d6a <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f005 fb4b 	bl	80093fe <USB_DevDisconnect>

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3714      	adds	r7, #20
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d72 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d101      	bne.n	8003d88 <HAL_PCD_Start+0x16>
 8003d84:	2302      	movs	r3, #2
 8003d86:	e016      	b.n	8003db6 <HAL_PCD_Start+0x44>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f003 f85f 	bl	8006e58 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f007 fbd2 	bl	800b546 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f005 fb1f 	bl	80093ea <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3708      	adds	r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b088      	sub	sp, #32
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f005 fb21 	bl	8009412 <USB_ReadInterrupts>
 8003dd0:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fb1b 	bl	8004418 <PCD_EP_ISR_Handler>

    return;
 8003de2:	e119      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d013      	beq.n	8003e16 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e00:	b292      	uxth	r2, r2
 8003e02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f007 f9a5 	bl	800b156 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f905 	bl	800401e <HAL_PCD_SetAddress>

    return;
 8003e14:	e100      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00c      	beq.n	8003e3a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e32:	b292      	uxth	r2, r2
 8003e34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003e38:	e0ee      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00c      	beq.n	8003e5e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e56:	b292      	uxth	r2, r2
 8003e58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003e5c:	e0dc      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d027      	beq.n	8003eb8 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0204 	bic.w	r2, r2, #4
 8003e7a:	b292      	uxth	r2, r2
 8003e7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0208 	bic.w	r2, r2, #8
 8003e92:	b292      	uxth	r2, r2
 8003e94:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f007 f995 	bl	800b1c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003eb0:	b292      	uxth	r2, r2
 8003eb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003eb6:	e0af      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 8083 	beq.w	8003fca <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	77fb      	strb	r3, [r7, #31]
 8003ec8:	e010      	b.n	8003eec <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	7ffb      	ldrb	r3, [r7, #31]
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	441a      	add	r2, r3
 8003ed6:	7ffb      	ldrb	r3, [r7, #31]
 8003ed8:	8812      	ldrh	r2, [r2, #0]
 8003eda:	b292      	uxth	r2, r2
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	3320      	adds	r3, #32
 8003ee0:	443b      	add	r3, r7
 8003ee2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8003ee6:	7ffb      	ldrb	r3, [r7, #31]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	77fb      	strb	r3, [r7, #31]
 8003eec:	7ffb      	ldrb	r3, [r7, #31]
 8003eee:	2b07      	cmp	r3, #7
 8003ef0:	d9eb      	bls.n	8003eca <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f042 0201 	orr.w	r2, r2, #1
 8003f04:	b292      	uxth	r2, r2
 8003f06:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0201 	bic.w	r2, r2, #1
 8003f1c:	b292      	uxth	r2, r2
 8003f1e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003f22:	bf00      	nop
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d0f6      	beq.n	8003f24 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f48:	b292      	uxth	r2, r2
 8003f4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003f4e:	2300      	movs	r3, #0
 8003f50:	77fb      	strb	r3, [r7, #31]
 8003f52:	e00f      	b.n	8003f74 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003f54:	7ffb      	ldrb	r3, [r7, #31]
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6812      	ldr	r2, [r2, #0]
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	7ffa      	ldrb	r2, [r7, #31]
 8003f5e:	0092      	lsls	r2, r2, #2
 8003f60:	440a      	add	r2, r1
 8003f62:	005b      	lsls	r3, r3, #1
 8003f64:	3320      	adds	r3, #32
 8003f66:	443b      	add	r3, r7
 8003f68:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003f6c:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003f6e:	7ffb      	ldrb	r3, [r7, #31]
 8003f70:	3301      	adds	r3, #1
 8003f72:	77fb      	strb	r3, [r7, #31]
 8003f74:	7ffb      	ldrb	r3, [r7, #31]
 8003f76:	2b07      	cmp	r3, #7
 8003f78:	d9ec      	bls.n	8003f54 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 0208 	orr.w	r2, r2, #8
 8003f8c:	b292      	uxth	r2, r2
 8003f8e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fa4:	b292      	uxth	r2, r2
 8003fa6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f042 0204 	orr.w	r2, r2, #4
 8003fbc:	b292      	uxth	r2, r2
 8003fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f007 f8e6 	bl	800b194 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003fc8:	e026      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00f      	beq.n	8003ff4 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003fe6:	b292      	uxth	r2, r2
 8003fe8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f007 f8a4 	bl	800b13a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003ff2:	e011      	b.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00c      	beq.n	8004018 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004006:	b29a      	uxth	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004010:	b292      	uxth	r2, r2
 8004012:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8004016:	bf00      	nop
  }
}
 8004018:	3720      	adds	r7, #32
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b082      	sub	sp, #8
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
 8004026:	460b      	mov	r3, r1
 8004028:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004030:	2b01      	cmp	r3, #1
 8004032:	d101      	bne.n	8004038 <HAL_PCD_SetAddress+0x1a>
 8004034:	2302      	movs	r3, #2
 8004036:	e013      	b.n	8004060 <HAL_PCD_SetAddress+0x42>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	78fa      	ldrb	r2, [r7, #3]
 800404e:	4611      	mov	r1, r2
 8004050:	4618      	mov	r0, r3
 8004052:	f005 f9b7 	bl	80093c4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	4608      	mov	r0, r1
 8004072:	4611      	mov	r1, r2
 8004074:	461a      	mov	r2, r3
 8004076:	4603      	mov	r3, r0
 8004078:	70fb      	strb	r3, [r7, #3]
 800407a:	460b      	mov	r3, r1
 800407c:	803b      	strh	r3, [r7, #0]
 800407e:	4613      	mov	r3, r2
 8004080:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800408a:	2b00      	cmp	r3, #0
 800408c:	da0e      	bge.n	80040ac <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800408e:	78fb      	ldrb	r3, [r7, #3]
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	4613      	mov	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4413      	add	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	4413      	add	r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	705a      	strb	r2, [r3, #1]
 80040aa:	e00e      	b.n	80040ca <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	f003 0207 	and.w	r2, r3, #7
 80040b2:	4613      	mov	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	00db      	lsls	r3, r3, #3
 80040ba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	4413      	add	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80040d6:	883a      	ldrh	r2, [r7, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	78ba      	ldrb	r2, [r7, #2]
 80040e0:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80040e2:	78bb      	ldrb	r3, [r7, #2]
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d102      	bne.n	80040ee <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HAL_PCD_EP_Open+0x94>
 80040f8:	2302      	movs	r3, #2
 80040fa:	e00e      	b.n	800411a <HAL_PCD_EP_Open+0xb2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68f9      	ldr	r1, [r7, #12]
 800410a:	4618      	mov	r0, r3
 800410c:	f002 ff00 	bl	8006f10 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004118:	7afb      	ldrb	r3, [r7, #11]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b084      	sub	sp, #16
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
 800412a:	460b      	mov	r3, r1
 800412c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800412e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004132:	2b00      	cmp	r3, #0
 8004134:	da0e      	bge.n	8004154 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004136:	78fb      	ldrb	r3, [r7, #3]
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	4413      	add	r3, r2
 800414a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2201      	movs	r2, #1
 8004150:	705a      	strb	r2, [r3, #1]
 8004152:	e00e      	b.n	8004172 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004154:	78fb      	ldrb	r3, [r7, #3]
 8004156:	f003 0207 	and.w	r2, r3, #7
 800415a:	4613      	mov	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4413      	add	r3, r2
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	4413      	add	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004172:	78fb      	ldrb	r3, [r7, #3]
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	b2da      	uxtb	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_PCD_EP_Close+0x6a>
 8004188:	2302      	movs	r3, #2
 800418a:	e00e      	b.n	80041aa <HAL_PCD_EP_Close+0x88>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68f9      	ldr	r1, [r7, #12]
 800419a:	4618      	mov	r0, r3
 800419c:	f003 fa78 	bl	8007690 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b086      	sub	sp, #24
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	607a      	str	r2, [r7, #4]
 80041bc:	603b      	str	r3, [r7, #0]
 80041be:	460b      	mov	r3, r1
 80041c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041c2:	7afb      	ldrb	r3, [r7, #11]
 80041c4:	f003 0207 	and.w	r2, r3, #7
 80041c8:	4613      	mov	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4413      	add	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2200      	movs	r2, #0
 80041ea:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	2200      	movs	r2, #0
 80041f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f2:	7afb      	ldrb	r3, [r7, #11]
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6979      	ldr	r1, [r7, #20]
 8004204:	4618      	mov	r0, r3
 8004206:	f003 fc2f 	bl	8007a68 <USB_EPStartXfer>

  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004220:	78fb      	ldrb	r3, [r7, #3]
 8004222:	f003 0207 	and.w	r2, r3, #7
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	4613      	mov	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	440b      	add	r3, r1
 8004232:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8004236:	681b      	ldr	r3, [r3, #0]
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr

08004242 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b086      	sub	sp, #24
 8004246:	af00      	add	r7, sp, #0
 8004248:	60f8      	str	r0, [r7, #12]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	460b      	mov	r3, r1
 8004250:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004252:	7afb      	ldrb	r3, [r7, #11]
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	4413      	add	r3, r2
 8004266:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2200      	movs	r2, #0
 8004286:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	2201      	movs	r2, #1
 800428c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800428e:	7afb      	ldrb	r3, [r7, #11]
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	b2da      	uxtb	r2, r3
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	6979      	ldr	r1, [r7, #20]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f003 fbe1 	bl	8007a68 <USB_EPStartXfer>

  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	460b      	mov	r3, r1
 80042ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80042bc:	78fb      	ldrb	r3, [r7, #3]
 80042be:	f003 0207 	and.w	r2, r3, #7
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d901      	bls.n	80042ce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e04c      	b.n	8004368 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	da0e      	bge.n	80042f4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042d6:	78fb      	ldrb	r3, [r7, #3]
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	4613      	mov	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4413      	add	r3, r2
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	4413      	add	r3, r2
 80042ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2201      	movs	r2, #1
 80042f0:	705a      	strb	r2, [r3, #1]
 80042f2:	e00c      	b.n	800430e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042f4:	78fa      	ldrb	r2, [r7, #3]
 80042f6:	4613      	mov	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	4413      	add	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004314:	78fb      	ldrb	r3, [r7, #3]
 8004316:	f003 0307 	and.w	r3, r3, #7
 800431a:	b2da      	uxtb	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004326:	2b01      	cmp	r3, #1
 8004328:	d101      	bne.n	800432e <HAL_PCD_EP_SetStall+0x7e>
 800432a:	2302      	movs	r3, #2
 800432c:	e01c      	b.n	8004368 <HAL_PCD_EP_SetStall+0xb8>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68f9      	ldr	r1, [r7, #12]
 800433c:	4618      	mov	r0, r3
 800433e:	f004 ff44 	bl	80091ca <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004342:	78fb      	ldrb	r3, [r7, #3]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	2b00      	cmp	r3, #0
 800434a:	d108      	bne.n	800435e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8004356:	4619      	mov	r1, r3
 8004358:	4610      	mov	r0, r2
 800435a:	f005 f869 	bl	8009430 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800437c:	78fb      	ldrb	r3, [r7, #3]
 800437e:	f003 020f 	and.w	r2, r3, #15
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	429a      	cmp	r2, r3
 8004388:	d901      	bls.n	800438e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e040      	b.n	8004410 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800438e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004392:	2b00      	cmp	r3, #0
 8004394:	da0e      	bge.n	80043b4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004396:	78fb      	ldrb	r3, [r7, #3]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	1c5a      	adds	r2, r3, #1
 800439e:	4613      	mov	r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4413      	add	r3, r2
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	4413      	add	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2201      	movs	r2, #1
 80043b0:	705a      	strb	r2, [r3, #1]
 80043b2:	e00e      	b.n	80043d2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043b4:	78fb      	ldrb	r3, [r7, #3]
 80043b6:	f003 0207 	and.w	r2, r3, #7
 80043ba:	4613      	mov	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4413      	add	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043d8:	78fb      	ldrb	r3, [r7, #3]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d101      	bne.n	80043f2 <HAL_PCD_EP_ClrStall+0x82>
 80043ee:	2302      	movs	r3, #2
 80043f0:	e00e      	b.n	8004410 <HAL_PCD_EP_ClrStall+0xa0>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68f9      	ldr	r1, [r7, #12]
 8004400:	4618      	mov	r0, r3
 8004402:	f004 ff32 	bl	800926a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b096      	sub	sp, #88	; 0x58
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004420:	e3bf      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800442a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800442e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004432:	b2db      	uxtb	r3, r3
 8004434:	f003 030f 	and.w	r3, r3, #15
 8004438:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 800443c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004440:	2b00      	cmp	r3, #0
 8004442:	f040 8179 	bne.w	8004738 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004446:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800444a:	f003 0310 	and.w	r3, r3, #16
 800444e:	2b00      	cmp	r3, #0
 8004450:	d152      	bne.n	80044f8 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	b29b      	uxth	r3, r3
 800445a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800445e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004462:	81fb      	strh	r3, [r7, #14]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	89fb      	ldrh	r3, [r7, #14]
 800446a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800446e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004472:	b29b      	uxth	r3, r3
 8004474:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	3328      	adds	r3, #40	; 0x28
 800447a:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004484:	b29b      	uxth	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	4413      	add	r3, r2
 8004490:	3302      	adds	r3, #2
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6812      	ldr	r2, [r2, #0]
 8004498:	4413      	add	r3, r2
 800449a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800449e:	881b      	ldrh	r3, [r3, #0]
 80044a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80044a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044a6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80044a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044aa:	695a      	ldr	r2, [r3, #20]
 80044ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	441a      	add	r2, r3
 80044b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044b4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80044b6:	2100      	movs	r1, #0
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f006 fe24 	bl	800b106 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 836b 	beq.w	8004ba2 <PCD_EP_ISR_Handler+0x78a>
 80044cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f040 8366 	bne.w	8004ba2 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	b292      	uxth	r2, r2
 80044ea:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80044f6:	e354      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80044fe:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800450a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800450e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004512:	2b00      	cmp	r3, #0
 8004514:	d034      	beq.n	8004580 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800451e:	b29b      	uxth	r3, r3
 8004520:	461a      	mov	r2, r3
 8004522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4413      	add	r3, r2
 800452a:	3306      	adds	r3, #6
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6812      	ldr	r2, [r2, #0]
 8004532:	4413      	add	r3, r2
 8004534:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004538:	881b      	ldrh	r3, [r3, #0]
 800453a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800453e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004540:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800454c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800454e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004550:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004552:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004554:	b29b      	uxth	r3, r3
 8004556:	f004 ffbb 	bl	80094d0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	b29a      	uxth	r2, r3
 8004562:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004566:	4013      	ands	r3, r2
 8004568:	823b      	strh	r3, [r7, #16]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	8a3a      	ldrh	r2, [r7, #16]
 8004570:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004574:	b292      	uxth	r2, r2
 8004576:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f006 fd97 	bl	800b0ac <HAL_PCD_SetupStageCallback>
 800457e:	e310      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004580:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8004584:	2b00      	cmp	r3, #0
 8004586:	f280 830c 	bge.w	8004ba2 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	881b      	ldrh	r3, [r3, #0]
 8004590:	b29a      	uxth	r2, r3
 8004592:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004596:	4013      	ands	r3, r2
 8004598:	83fb      	strh	r3, [r7, #30]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	8bfa      	ldrh	r2, [r7, #30]
 80045a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80045a4:	b292      	uxth	r2, r2
 80045a6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	461a      	mov	r2, r3
 80045b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	4413      	add	r3, r2
 80045bc:	3306      	adds	r3, #6
 80045be:	005b      	lsls	r3, r3, #1
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6812      	ldr	r2, [r2, #0]
 80045c4:	4413      	add	r3, r2
 80045c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045ca:	881b      	ldrh	r3, [r3, #0]
 80045cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80045d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045d2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80045d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d019      	beq.n	8004610 <PCD_EP_ISR_Handler+0x1f8>
 80045dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d015      	beq.n	8004610 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045ea:	6959      	ldr	r1, [r3, #20]
 80045ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045ee:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80045f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045f2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	f004 ff6b 	bl	80094d0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80045fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045fc:	695a      	ldr	r2, [r3, #20]
 80045fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	441a      	add	r2, r3
 8004604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004606:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004608:	2100      	movs	r1, #0
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f006 fd60 	bl	800b0d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	881b      	ldrh	r3, [r3, #0]
 8004616:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800461a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800461e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004622:	2b00      	cmp	r3, #0
 8004624:	f040 82bd 	bne.w	8004ba2 <PCD_EP_ISR_Handler+0x78a>
 8004628:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800462c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004630:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004634:	f000 82b5 	beq.w	8004ba2 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	61bb      	str	r3, [r7, #24]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004646:	b29b      	uxth	r3, r3
 8004648:	461a      	mov	r2, r3
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	4413      	add	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	881b      	ldrh	r3, [r3, #0]
 800465c:	b29b      	uxth	r3, r3
 800465e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004662:	b29a      	uxth	r2, r3
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	801a      	strh	r2, [r3, #0]
 8004668:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	2b3e      	cmp	r3, #62	; 0x3e
 800466e:	d91d      	bls.n	80046ac <PCD_EP_ISR_Handler+0x294>
 8004670:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	095b      	lsrs	r3, r3, #5
 8004676:	647b      	str	r3, [r7, #68]	; 0x44
 8004678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	f003 031f 	and.w	r3, r3, #31
 8004680:	2b00      	cmp	r3, #0
 8004682:	d102      	bne.n	800468a <PCD_EP_ISR_Handler+0x272>
 8004684:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004686:	3b01      	subs	r3, #1
 8004688:	647b      	str	r3, [r7, #68]	; 0x44
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	881b      	ldrh	r3, [r3, #0]
 800468e:	b29a      	uxth	r2, r3
 8004690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004692:	b29b      	uxth	r3, r3
 8004694:	029b      	lsls	r3, r3, #10
 8004696:	b29b      	uxth	r3, r3
 8004698:	4313      	orrs	r3, r2
 800469a:	b29b      	uxth	r3, r3
 800469c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	801a      	strh	r2, [r3, #0]
 80046aa:	e026      	b.n	80046fa <PCD_EP_ISR_Handler+0x2e2>
 80046ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <PCD_EP_ISR_Handler+0x2b2>
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	881b      	ldrh	r3, [r3, #0]
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	801a      	strh	r2, [r3, #0]
 80046c8:	e017      	b.n	80046fa <PCD_EP_ISR_Handler+0x2e2>
 80046ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	085b      	lsrs	r3, r3, #1
 80046d0:	647b      	str	r3, [r7, #68]	; 0x44
 80046d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d002      	beq.n	80046e4 <PCD_EP_ISR_Handler+0x2cc>
 80046de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046e0:	3301      	adds	r3, #1
 80046e2:	647b      	str	r3, [r7, #68]	; 0x44
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	029b      	lsls	r3, r3, #10
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	4313      	orrs	r3, r2
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	b29b      	uxth	r3, r3
 8004702:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	827b      	strh	r3, [r7, #18]
 800470c:	8a7b      	ldrh	r3, [r7, #18]
 800470e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004712:	827b      	strh	r3, [r7, #18]
 8004714:	8a7b      	ldrh	r3, [r7, #18]
 8004716:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800471a:	827b      	strh	r3, [r7, #18]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	8a7b      	ldrh	r3, [r7, #18]
 8004722:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004726:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800472a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800472e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004732:	b29b      	uxth	r3, r3
 8004734:	8013      	strh	r3, [r2, #0]
 8004736:	e234      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4413      	add	r3, r2
 8004746:	881b      	ldrh	r3, [r3, #0]
 8004748:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800474c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8004750:	2b00      	cmp	r3, #0
 8004752:	f280 80fc 	bge.w	800494e <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	461a      	mov	r2, r3
 800475c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	881b      	ldrh	r3, [r3, #0]
 8004766:	b29a      	uxth	r2, r3
 8004768:	f640 738f 	movw	r3, #3983	; 0xf8f
 800476c:	4013      	ands	r3, r2
 800476e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	461a      	mov	r2, r3
 8004778:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8004784:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004788:	b292      	uxth	r2, r2
 800478a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800478c:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8004790:	4613      	mov	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4413      	add	r3, r2
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	4413      	add	r3, r2
 80047a0:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80047a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047a4:	7b1b      	ldrb	r3, [r3, #12]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d125      	bne.n	80047f6 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	461a      	mov	r2, r3
 80047b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	4413      	add	r3, r2
 80047be:	3306      	adds	r3, #6
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047cc:	881b      	ldrh	r3, [r3, #0]
 80047ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047d2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 80047d6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f000 8092 	beq.w	8004904 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047e6:	6959      	ldr	r1, [r3, #20]
 80047e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047ea:	88da      	ldrh	r2, [r3, #6]
 80047ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80047f0:	f004 fe6e 	bl	80094d0 <USB_ReadPMA>
 80047f4:	e086      	b.n	8004904 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80047f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047f8:	78db      	ldrb	r3, [r3, #3]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d10a      	bne.n	8004814 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80047fe:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004802:	461a      	mov	r2, r3
 8004804:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f9d9 	bl	8004bbe <HAL_PCD_EP_DB_Receive>
 800480c:	4603      	mov	r3, r0
 800480e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8004812:	e077      	b.n	8004904 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	461a      	mov	r2, r3
 800481a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	b29b      	uxth	r3, r3
 8004826:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800482a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	461a      	mov	r2, r3
 8004838:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	441a      	add	r2, r3
 8004840:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8004844:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004848:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800484c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004850:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004854:	b29b      	uxth	r3, r3
 8004856:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	4413      	add	r3, r2
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	b29b      	uxth	r3, r3
 800486a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d024      	beq.n	80048bc <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800487a:	b29b      	uxth	r3, r3
 800487c:	461a      	mov	r2, r3
 800487e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4413      	add	r3, r2
 8004886:	3302      	adds	r3, #2
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6812      	ldr	r2, [r2, #0]
 800488e:	4413      	add	r3, r2
 8004890:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004894:	881b      	ldrh	r3, [r3, #0]
 8004896:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800489a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800489e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d02e      	beq.n	8004904 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048ac:	6959      	ldr	r1, [r3, #20]
 80048ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048b0:	891a      	ldrh	r2, [r3, #8]
 80048b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80048b6:	f004 fe0b 	bl	80094d0 <USB_ReadPMA>
 80048ba:	e023      	b.n	8004904 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	461a      	mov	r2, r3
 80048c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	4413      	add	r3, r2
 80048d0:	3306      	adds	r3, #6
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6812      	ldr	r2, [r2, #0]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048de:	881b      	ldrh	r3, [r3, #0]
 80048e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048e4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80048e8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d009      	beq.n	8004904 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6818      	ldr	r0, [r3, #0]
 80048f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048f6:	6959      	ldr	r1, [r3, #20]
 80048f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048fa:	895a      	ldrh	r2, [r3, #10]
 80048fc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004900:	f004 fde6 	bl	80094d0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004904:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800490c:	441a      	add	r2, r3
 800490e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004910:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004912:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004914:	695a      	ldr	r2, [r3, #20]
 8004916:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800491a:	441a      	add	r2, r3
 800491c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800491e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004920:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d005      	beq.n	8004934 <PCD_EP_ISR_Handler+0x51c>
 8004928:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800492c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	429a      	cmp	r2, r3
 8004932:	d206      	bcs.n	8004942 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	4619      	mov	r1, r3
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f006 fbc8 	bl	800b0d0 <HAL_PCD_DataOutStageCallback>
 8004940:	e005      	b.n	800494e <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004948:	4618      	mov	r0, r3
 800494a:	f003 f88d 	bl	8007a68 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800494e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 8123 	beq.w	8004ba2 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800495c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	4613      	mov	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	4413      	add	r3, r2
 800496e:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	461a      	mov	r2, r3
 8004976:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4413      	add	r3, r2
 800497e:	881b      	ldrh	r3, [r3, #0]
 8004980:	b29b      	uxth	r3, r3
 8004982:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800498a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	461a      	mov	r2, r3
 8004994:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	441a      	add	r2, r3
 800499c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80049a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80049ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049ae:	78db      	ldrb	r3, [r3, #3]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	f040 80a2 	bne.w	8004afa <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 80049b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049b8:	2200      	movs	r2, #0
 80049ba:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80049bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049be:	7b1b      	ldrb	r3, [r3, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 8093 	beq.w	8004aec <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80049c6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80049ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d046      	beq.n	8004a60 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80049d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049d4:	785b      	ldrb	r3, [r3, #1]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d126      	bne.n	8004a28 <PCD_EP_ISR_Handler+0x610>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	627b      	str	r3, [r7, #36]	; 0x24
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	461a      	mov	r2, r3
 80049ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ee:	4413      	add	r3, r2
 80049f0:	627b      	str	r3, [r7, #36]	; 0x24
 80049f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	011a      	lsls	r2, r3, #4
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	4413      	add	r3, r2
 80049fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a00:	623b      	str	r3, [r7, #32]
 8004a02:	6a3b      	ldr	r3, [r7, #32]
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	6a3b      	ldr	r3, [r7, #32]
 8004a10:	801a      	strh	r2, [r3, #0]
 8004a12:	6a3b      	ldr	r3, [r7, #32]
 8004a14:	881b      	ldrh	r3, [r3, #0]
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	801a      	strh	r2, [r3, #0]
 8004a26:	e061      	b.n	8004aec <PCD_EP_ISR_Handler+0x6d4>
 8004a28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a2a:	785b      	ldrb	r3, [r3, #1]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d15d      	bne.n	8004aec <PCD_EP_ISR_Handler+0x6d4>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	461a      	mov	r2, r3
 8004a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a44:	4413      	add	r3, r2
 8004a46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	011a      	lsls	r2, r3, #4
 8004a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a50:	4413      	add	r3, r2
 8004a52:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a56:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	801a      	strh	r2, [r3, #0]
 8004a5e:	e045      	b.n	8004aec <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a68:	785b      	ldrb	r3, [r3, #1]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d126      	bne.n	8004abc <PCD_EP_ISR_Handler+0x6a4>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	637b      	str	r3, [r7, #52]	; 0x34
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	461a      	mov	r2, r3
 8004a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a82:	4413      	add	r3, r2
 8004a84:	637b      	str	r3, [r7, #52]	; 0x34
 8004a86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	011a      	lsls	r2, r3, #4
 8004a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a8e:	4413      	add	r3, r2
 8004a90:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004a94:	633b      	str	r3, [r7, #48]	; 0x30
 8004a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa4:	801a      	strh	r2, [r3, #0]
 8004aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa8:	881b      	ldrh	r3, [r3, #0]
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab8:	801a      	strh	r2, [r3, #0]
 8004aba:	e017      	b.n	8004aec <PCD_EP_ISR_Handler+0x6d4>
 8004abc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004abe:	785b      	ldrb	r3, [r3, #1]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d113      	bne.n	8004aec <PCD_EP_ISR_Handler+0x6d4>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ad2:	4413      	add	r3, r2
 8004ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	011a      	lsls	r2, r3, #4
 8004adc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ade:	4413      	add	r3, r2
 8004ae0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004ae4:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae8:	2200      	movs	r2, #0
 8004aea:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004aec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	4619      	mov	r1, r3
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f006 fb07 	bl	800b106 <HAL_PCD_DataInStageCallback>
 8004af8:	e053      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004afa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d146      	bne.n	8004b94 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	4413      	add	r3, r2
 8004b1a:	3302      	adds	r3, #2
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6812      	ldr	r2, [r2, #0]
 8004b22:	4413      	add	r3, r2
 8004b24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b28:	881b      	ldrh	r3, [r3, #0]
 8004b2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b2e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8004b32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b34:	699a      	ldr	r2, [r3, #24]
 8004b36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d907      	bls.n	8004b4e <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8004b3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004b46:	1ad2      	subs	r2, r2, r3
 8004b48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b4a:	619a      	str	r2, [r3, #24]
 8004b4c:	e002      	b.n	8004b54 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8004b4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b50:	2200      	movs	r2, #0
 8004b52:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004b54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d106      	bne.n	8004b6a <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	4619      	mov	r1, r3
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f006 facf 	bl	800b106 <HAL_PCD_DataInStageCallback>
 8004b68:	e01b      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004b6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b6c:	695a      	ldr	r2, [r3, #20]
 8004b6e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004b72:	441a      	add	r2, r3
 8004b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b76:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004b78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b7a:	69da      	ldr	r2, [r3, #28]
 8004b7c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004b80:	441a      	add	r2, r3
 8004b82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b84:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f002 ff6b 	bl	8007a68 <USB_EPStartXfer>
 8004b92:	e006      	b.n	8004ba2 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004b94:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004b98:	461a      	mov	r2, r3
 8004b9a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f91b 	bl	8004dd8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	b21b      	sxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	f6ff ac37 	blt.w	8004422 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3758      	adds	r7, #88	; 0x58
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b088      	sub	sp, #32
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004bcc:	88fb      	ldrh	r3, [r7, #6]
 8004bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d07e      	beq.n	8004cd4 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	461a      	mov	r2, r3
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	4413      	add	r3, r2
 8004bea:	3302      	adds	r3, #2
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	6812      	ldr	r2, [r2, #0]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bfe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	699a      	ldr	r2, [r3, #24]
 8004c04:	8b7b      	ldrh	r3, [r7, #26]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d306      	bcc.n	8004c18 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	699a      	ldr	r2, [r3, #24]
 8004c0e:	8b7b      	ldrh	r3, [r7, #26]
 8004c10:	1ad2      	subs	r2, r2, r3
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	619a      	str	r2, [r3, #24]
 8004c16:	e002      	b.n	8004c1e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d123      	bne.n	8004c6e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	881b      	ldrh	r3, [r3, #0]
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c40:	833b      	strh	r3, [r7, #24]
 8004c42:	8b3b      	ldrh	r3, [r7, #24]
 8004c44:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004c48:	833b      	strh	r3, [r7, #24]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	441a      	add	r2, r3
 8004c58:	8b3b      	ldrh	r3, [r7, #24]
 8004c5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004c6e:	88fb      	ldrh	r3, [r7, #6]
 8004c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01f      	beq.n	8004cb8 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	881b      	ldrh	r3, [r3, #0]
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c92:	82fb      	strh	r3, [r7, #22]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	441a      	add	r2, r3
 8004ca2:	8afb      	ldrh	r3, [r7, #22]
 8004ca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cb0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004cb8:	8b7b      	ldrh	r3, [r7, #26]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 8087 	beq.w	8004dce <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	6959      	ldr	r1, [r3, #20]
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	891a      	ldrh	r2, [r3, #8]
 8004ccc:	8b7b      	ldrh	r3, [r7, #26]
 8004cce:	f004 fbff 	bl	80094d0 <USB_ReadPMA>
 8004cd2:	e07c      	b.n	8004dce <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	461a      	mov	r2, r3
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	00db      	lsls	r3, r3, #3
 8004ce6:	4413      	add	r3, r2
 8004ce8:	3306      	adds	r3, #6
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	6812      	ldr	r2, [r2, #0]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cf6:	881b      	ldrh	r3, [r3, #0]
 8004cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cfc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	8b7b      	ldrh	r3, [r7, #26]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d306      	bcc.n	8004d16 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	699a      	ldr	r2, [r3, #24]
 8004d0c:	8b7b      	ldrh	r3, [r7, #26]
 8004d0e:	1ad2      	subs	r2, r2, r3
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	619a      	str	r2, [r3, #24]
 8004d14:	e002      	b.n	8004d1c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d123      	bne.n	8004d6c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	461a      	mov	r2, r3
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	881b      	ldrh	r3, [r3, #0]
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d3e:	83fb      	strh	r3, [r7, #30]
 8004d40:	8bfb      	ldrh	r3, [r7, #30]
 8004d42:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004d46:	83fb      	strh	r3, [r7, #30]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	441a      	add	r2, r3
 8004d56:	8bfb      	ldrh	r3, [r7, #30]
 8004d58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d11f      	bne.n	8004db6 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	881b      	ldrh	r3, [r3, #0]
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d90:	83bb      	strh	r3, [r7, #28]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	461a      	mov	r2, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	441a      	add	r2, r3
 8004da0:	8bbb      	ldrh	r3, [r7, #28]
 8004da2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004da6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004daa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004db6:	8b7b      	ldrh	r3, [r7, #26]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d008      	beq.n	8004dce <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6818      	ldr	r0, [r3, #0]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	6959      	ldr	r1, [r3, #20]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	895a      	ldrh	r2, [r3, #10]
 8004dc8:	8b7b      	ldrh	r3, [r7, #26]
 8004dca:	f004 fb81 	bl	80094d0 <USB_ReadPMA>
    }
  }

  return count;
 8004dce:	8b7b      	ldrh	r3, [r7, #26]
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3720      	adds	r7, #32
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b0a4      	sub	sp, #144	; 0x90
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	4613      	mov	r3, r2
 8004de4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004de6:	88fb      	ldrh	r3, [r7, #6]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f000 81dd 	beq.w	80051ac <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	4413      	add	r3, r2
 8004e06:	3302      	adds	r3, #2
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	6812      	ldr	r2, [r2, #0]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e14:	881b      	ldrh	r3, [r3, #0]
 8004e16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e1a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	699a      	ldr	r2, [r3, #24]
 8004e22:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d907      	bls.n	8004e3a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004e32:	1ad2      	subs	r2, r2, r3
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	619a      	str	r2, [r3, #24]
 8004e38:	e002      	b.n	8004e40 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f040 80b9 	bne.w	8004fbc <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	785b      	ldrb	r3, [r3, #1]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d126      	bne.n	8004ea0 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	461a      	mov	r2, r3
 8004e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e66:	4413      	add	r3, r2
 8004e68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	011a      	lsls	r2, r3, #4
 8004e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e72:	4413      	add	r3, r2
 8004e74:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004e78:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e88:	801a      	strh	r2, [r3, #0]
 8004e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	801a      	strh	r2, [r3, #0]
 8004e9e:	e01a      	b.n	8004ed6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	785b      	ldrb	r3, [r3, #1]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d116      	bne.n	8004ed6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	637b      	str	r3, [r7, #52]	; 0x34
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	461a      	mov	r2, r3
 8004eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ebc:	4413      	add	r3, r2
 8004ebe:	637b      	str	r3, [r7, #52]	; 0x34
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	011a      	lsls	r2, r3, #4
 8004ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ec8:	4413      	add	r3, r2
 8004eca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004ece:	633b      	str	r3, [r7, #48]	; 0x30
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	785b      	ldrb	r3, [r3, #1]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d126      	bne.n	8004f32 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	61fb      	str	r3, [r7, #28]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	4413      	add	r3, r2
 8004efa:	61fb      	str	r3, [r7, #28]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	011a      	lsls	r2, r3, #4
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	4413      	add	r3, r2
 8004f06:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f0a:	61bb      	str	r3, [r7, #24]
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	881b      	ldrh	r3, [r3, #0]
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	801a      	strh	r2, [r3, #0]
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	881b      	ldrh	r3, [r3, #0]
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	801a      	strh	r2, [r3, #0]
 8004f30:	e017      	b.n	8004f62 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	785b      	ldrb	r3, [r3, #1]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d113      	bne.n	8004f62 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	461a      	mov	r2, r3
 8004f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f48:	4413      	add	r3, r2
 8004f4a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	011a      	lsls	r2, r3, #4
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	4413      	add	r3, r2
 8004f56:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f5a:	623b      	str	r3, [r7, #32]
 8004f5c:	6a3b      	ldr	r3, [r7, #32]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	4619      	mov	r1, r3
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f006 f8cc 	bl	800b106 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004f6e:	88fb      	ldrh	r3, [r7, #6]
 8004f70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f000 82fc 	beq.w	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	4413      	add	r3, r2
 8004f88:	881b      	ldrh	r3, [r3, #0]
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f94:	82fb      	strh	r3, [r7, #22]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	441a      	add	r2, r3
 8004fa4:	8afb      	ldrh	r3, [r7, #22]
 8004fa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004faa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	8013      	strh	r3, [r2, #0]
 8004fba:	e2da      	b.n	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004fbc:	88fb      	ldrh	r3, [r7, #6]
 8004fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d021      	beq.n	800500a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4413      	add	r3, r2
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	441a      	add	r2, r3
 8004ff2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8004ff6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ffa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ffe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005006:	b29b      	uxth	r3, r3
 8005008:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005010:	2b01      	cmp	r3, #1
 8005012:	f040 82ae 	bne.w	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	695a      	ldr	r2, [r3, #20]
 800501a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800501e:	441a      	add	r2, r3
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	69da      	ldr	r2, [r3, #28]
 8005028:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800502c:	441a      	add	r2, r3
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	6a1a      	ldr	r2, [r3, #32]
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	429a      	cmp	r2, r3
 800503c:	d30b      	bcc.n	8005056 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	6a1a      	ldr	r2, [r3, #32]
 800504a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800504e:	1ad2      	subs	r2, r2, r3
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	621a      	str	r2, [r3, #32]
 8005054:	e017      	b.n	8005086 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d108      	bne.n	8005070 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800505e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005062:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800506e:	e00a      	b.n	8005086 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2200      	movs	r2, #0
 8005084:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	785b      	ldrb	r3, [r3, #1]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d165      	bne.n	800515a <HAL_PCD_EP_DB_Transmit+0x382>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800509c:	b29b      	uxth	r3, r3
 800509e:	461a      	mov	r2, r3
 80050a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050a2:	4413      	add	r3, r2
 80050a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	011a      	lsls	r2, r3, #4
 80050ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050ae:	4413      	add	r3, r2
 80050b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80050b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80050b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c4:	801a      	strh	r2, [r3, #0]
 80050c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050ca:	2b3e      	cmp	r3, #62	; 0x3e
 80050cc:	d91d      	bls.n	800510a <HAL_PCD_EP_DB_Transmit+0x332>
 80050ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050d2:	095b      	lsrs	r3, r3, #5
 80050d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80050d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050da:	f003 031f 	and.w	r3, r3, #31
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d102      	bne.n	80050e8 <HAL_PCD_EP_DB_Transmit+0x310>
 80050e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050e4:	3b01      	subs	r3, #1
 80050e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80050e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	029b      	lsls	r3, r3, #10
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	4313      	orrs	r3, r2
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005102:	b29a      	uxth	r2, r3
 8005104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005106:	801a      	strh	r2, [r3, #0]
 8005108:	e044      	b.n	8005194 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800510a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10a      	bne.n	8005128 <HAL_PCD_EP_DB_Transmit+0x350>
 8005112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	b29b      	uxth	r3, r3
 8005118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800511c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005120:	b29a      	uxth	r2, r3
 8005122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005124:	801a      	strh	r2, [r3, #0]
 8005126:	e035      	b.n	8005194 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005128:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800512c:	085b      	lsrs	r3, r3, #1
 800512e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005130:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <HAL_PCD_EP_DB_Transmit+0x36a>
 800513c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800513e:	3301      	adds	r3, #1
 8005140:	64bb      	str	r3, [r7, #72]	; 0x48
 8005142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	b29a      	uxth	r2, r3
 8005148:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800514a:	b29b      	uxth	r3, r3
 800514c:	029b      	lsls	r3, r3, #10
 800514e:	b29b      	uxth	r3, r3
 8005150:	4313      	orrs	r3, r2
 8005152:	b29a      	uxth	r2, r3
 8005154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005156:	801a      	strh	r2, [r3, #0]
 8005158:	e01c      	b.n	8005194 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	785b      	ldrb	r3, [r3, #1]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d118      	bne.n	8005194 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	647b      	str	r3, [r7, #68]	; 0x44
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005170:	b29b      	uxth	r3, r3
 8005172:	461a      	mov	r2, r3
 8005174:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005176:	4413      	add	r3, r2
 8005178:	647b      	str	r3, [r7, #68]	; 0x44
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	011a      	lsls	r2, r3, #4
 8005180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005182:	4413      	add	r3, r2
 8005184:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005188:	643b      	str	r3, [r7, #64]	; 0x40
 800518a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800518e:	b29a      	uxth	r2, r3
 8005190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005192:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6818      	ldr	r0, [r3, #0]
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	6959      	ldr	r1, [r3, #20]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	891a      	ldrh	r2, [r3, #8]
 80051a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	f004 f94e 	bl	8009446 <USB_WritePMA>
 80051aa:	e1e2      	b.n	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	461a      	mov	r2, r3
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	00db      	lsls	r3, r3, #3
 80051be:	4413      	add	r3, r2
 80051c0:	3306      	adds	r3, #6
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	6812      	ldr	r2, [r2, #0]
 80051c8:	4413      	add	r3, r2
 80051ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051d4:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	699a      	ldr	r2, [r3, #24]
 80051dc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d307      	bcc.n	80051f4 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	699a      	ldr	r2, [r3, #24]
 80051e8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80051ec:	1ad2      	subs	r2, r2, r3
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	619a      	str	r2, [r3, #24]
 80051f2:	e002      	b.n	80051fa <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2200      	movs	r2, #0
 80051f8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f040 80c0 	bne.w	8005384 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	785b      	ldrb	r3, [r3, #1]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d126      	bne.n	800525a <HAL_PCD_EP_DB_Transmit+0x482>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800521a:	b29b      	uxth	r3, r3
 800521c:	461a      	mov	r2, r3
 800521e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005220:	4413      	add	r3, r2
 8005222:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	011a      	lsls	r2, r3, #4
 800522a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800522c:	4413      	add	r3, r2
 800522e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005232:	67bb      	str	r3, [r7, #120]	; 0x78
 8005234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005236:	881b      	ldrh	r3, [r3, #0]
 8005238:	b29b      	uxth	r3, r3
 800523a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800523e:	b29a      	uxth	r2, r3
 8005240:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005242:	801a      	strh	r2, [r3, #0]
 8005244:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005246:	881b      	ldrh	r3, [r3, #0]
 8005248:	b29b      	uxth	r3, r3
 800524a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800524e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005252:	b29a      	uxth	r2, r3
 8005254:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005256:	801a      	strh	r2, [r3, #0]
 8005258:	e01a      	b.n	8005290 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	785b      	ldrb	r3, [r3, #1]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d116      	bne.n	8005290 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	667b      	str	r3, [r7, #100]	; 0x64
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005270:	b29b      	uxth	r3, r3
 8005272:	461a      	mov	r2, r3
 8005274:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005276:	4413      	add	r3, r2
 8005278:	667b      	str	r3, [r7, #100]	; 0x64
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	011a      	lsls	r2, r3, #4
 8005280:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005282:	4413      	add	r3, r2
 8005284:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005288:	663b      	str	r3, [r7, #96]	; 0x60
 800528a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800528c:	2200      	movs	r2, #0
 800528e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	677b      	str	r3, [r7, #116]	; 0x74
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	785b      	ldrb	r3, [r3, #1]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d12b      	bne.n	80052f6 <HAL_PCD_EP_DB_Transmit+0x51e>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	461a      	mov	r2, r3
 80052b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052b2:	4413      	add	r3, r2
 80052b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	011a      	lsls	r2, r3, #4
 80052bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052be:	4413      	add	r3, r2
 80052c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80052c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052da:	801a      	strh	r2, [r3, #0]
 80052dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052f2:	801a      	strh	r2, [r3, #0]
 80052f4:	e017      	b.n	8005326 <HAL_PCD_EP_DB_Transmit+0x54e>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	785b      	ldrb	r3, [r3, #1]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d113      	bne.n	8005326 <HAL_PCD_EP_DB_Transmit+0x54e>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005306:	b29b      	uxth	r3, r3
 8005308:	461a      	mov	r2, r3
 800530a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800530c:	4413      	add	r3, r2
 800530e:	677b      	str	r3, [r7, #116]	; 0x74
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	011a      	lsls	r2, r3, #4
 8005316:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005318:	4413      	add	r3, r2
 800531a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800531e:	673b      	str	r3, [r7, #112]	; 0x70
 8005320:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005322:	2200      	movs	r2, #0
 8005324:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	4619      	mov	r1, r3
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f005 feea 	bl	800b106 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005332:	88fb      	ldrh	r3, [r7, #6]
 8005334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005338:	2b00      	cmp	r3, #0
 800533a:	f040 811a 	bne.w	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	461a      	mov	r2, r3
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	4413      	add	r3, r2
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	b29b      	uxth	r3, r3
 8005350:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005354:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005358:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	461a      	mov	r2, r3
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	441a      	add	r2, r3
 800536a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800536e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005372:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005376:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800537a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800537e:	b29b      	uxth	r3, r3
 8005380:	8013      	strh	r3, [r2, #0]
 8005382:	e0f6      	b.n	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005384:	88fb      	ldrh	r3, [r7, #6]
 8005386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d121      	bne.n	80053d2 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	461a      	mov	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4413      	add	r3, r2
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	b29b      	uxth	r3, r3
 80053a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053a8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	461a      	mov	r2, r3
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	441a      	add	r2, r3
 80053ba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80053be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053d8:	2b01      	cmp	r3, #1
 80053da:	f040 80ca 	bne.w	8005572 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	695a      	ldr	r2, [r3, #20]
 80053e2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80053e6:	441a      	add	r2, r3
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	69da      	ldr	r2, [r3, #28]
 80053f0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80053f4:	441a      	add	r2, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	6a1a      	ldr	r2, [r3, #32]
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	429a      	cmp	r2, r3
 8005404:	d30b      	bcc.n	800541e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	6a1a      	ldr	r2, [r3, #32]
 8005412:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005416:	1ad2      	subs	r2, r2, r3
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	621a      	str	r2, [r3, #32]
 800541c:	e017      	b.n	800544e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d108      	bne.n	8005438 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8005426:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800542a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005436:	e00a      	b.n	800544e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2200      	movs	r2, #0
 8005444:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	657b      	str	r3, [r7, #84]	; 0x54
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	785b      	ldrb	r3, [r3, #1]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d165      	bne.n	8005528 <HAL_PCD_EP_DB_Transmit+0x750>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800546a:	b29b      	uxth	r3, r3
 800546c:	461a      	mov	r2, r3
 800546e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005470:	4413      	add	r3, r2
 8005472:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	011a      	lsls	r2, r3, #4
 800547a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800547c:	4413      	add	r3, r2
 800547e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005482:	65bb      	str	r3, [r7, #88]	; 0x58
 8005484:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005486:	881b      	ldrh	r3, [r3, #0]
 8005488:	b29b      	uxth	r3, r3
 800548a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800548e:	b29a      	uxth	r2, r3
 8005490:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005492:	801a      	strh	r2, [r3, #0]
 8005494:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005498:	2b3e      	cmp	r3, #62	; 0x3e
 800549a:	d91d      	bls.n	80054d8 <HAL_PCD_EP_DB_Transmit+0x700>
 800549c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054a0:	095b      	lsrs	r3, r3, #5
 80054a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80054a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054a8:	f003 031f 	and.w	r3, r3, #31
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <HAL_PCD_EP_DB_Transmit+0x6de>
 80054b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80054b2:	3b01      	subs	r3, #1
 80054b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80054b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054b8:	881b      	ldrh	r3, [r3, #0]
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80054be:	b29b      	uxth	r3, r3
 80054c0:	029b      	lsls	r3, r3, #10
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	4313      	orrs	r3, r2
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054d4:	801a      	strh	r2, [r3, #0]
 80054d6:	e041      	b.n	800555c <HAL_PCD_EP_DB_Transmit+0x784>
 80054d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10a      	bne.n	80054f6 <HAL_PCD_EP_DB_Transmit+0x71e>
 80054e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054e2:	881b      	ldrh	r3, [r3, #0]
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054f2:	801a      	strh	r2, [r3, #0]
 80054f4:	e032      	b.n	800555c <HAL_PCD_EP_DB_Transmit+0x784>
 80054f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054fa:	085b      	lsrs	r3, r3, #1
 80054fc:	66bb      	str	r3, [r7, #104]	; 0x68
 80054fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <HAL_PCD_EP_DB_Transmit+0x738>
 800550a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800550c:	3301      	adds	r3, #1
 800550e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005510:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005512:	881b      	ldrh	r3, [r3, #0]
 8005514:	b29a      	uxth	r2, r3
 8005516:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005518:	b29b      	uxth	r3, r3
 800551a:	029b      	lsls	r3, r3, #10
 800551c:	b29b      	uxth	r3, r3
 800551e:	4313      	orrs	r3, r2
 8005520:	b29a      	uxth	r2, r3
 8005522:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005524:	801a      	strh	r2, [r3, #0]
 8005526:	e019      	b.n	800555c <HAL_PCD_EP_DB_Transmit+0x784>
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	785b      	ldrb	r3, [r3, #1]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d115      	bne.n	800555c <HAL_PCD_EP_DB_Transmit+0x784>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005538:	b29b      	uxth	r3, r3
 800553a:	461a      	mov	r2, r3
 800553c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800553e:	4413      	add	r3, r2
 8005540:	657b      	str	r3, [r7, #84]	; 0x54
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	011a      	lsls	r2, r3, #4
 8005548:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800554a:	4413      	add	r3, r2
 800554c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005550:	653b      	str	r3, [r7, #80]	; 0x50
 8005552:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005556:	b29a      	uxth	r2, r3
 8005558:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800555a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6818      	ldr	r0, [r3, #0]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	6959      	ldr	r1, [r3, #20]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	895a      	ldrh	r2, [r3, #10]
 8005568:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800556c:	b29b      	uxth	r3, r3
 800556e:	f003 ff6a 	bl	8009446 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	881b      	ldrh	r3, [r3, #0]
 8005582:	b29b      	uxth	r3, r3
 8005584:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005588:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800558c:	82bb      	strh	r3, [r7, #20]
 800558e:	8abb      	ldrh	r3, [r7, #20]
 8005590:	f083 0310 	eor.w	r3, r3, #16
 8005594:	82bb      	strh	r3, [r7, #20]
 8005596:	8abb      	ldrh	r3, [r7, #20]
 8005598:	f083 0320 	eor.w	r3, r3, #32
 800559c:	82bb      	strh	r3, [r7, #20]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	461a      	mov	r2, r3
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	441a      	add	r2, r3
 80055ac:	8abb      	ldrh	r3, [r7, #20]
 80055ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055be:	b29b      	uxth	r3, r3
 80055c0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3790      	adds	r7, #144	; 0x90
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	607b      	str	r3, [r7, #4]
 80055d6:	460b      	mov	r3, r1
 80055d8:	817b      	strh	r3, [r7, #10]
 80055da:	4613      	mov	r3, r2
 80055dc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80055de:	897b      	ldrh	r3, [r7, #10]
 80055e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00b      	beq.n	8005602 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055ea:	897b      	ldrh	r3, [r7, #10]
 80055ec:	f003 0307 	and.w	r3, r3, #7
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	4613      	mov	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	4413      	add	r3, r2
 80055f8:	00db      	lsls	r3, r3, #3
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4413      	add	r3, r2
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	e009      	b.n	8005616 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005602:	897a      	ldrh	r2, [r7, #10]
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4413      	add	r3, r2
 8005614:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005616:	893b      	ldrh	r3, [r7, #8]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d107      	bne.n	800562c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2200      	movs	r2, #0
 8005620:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	b29a      	uxth	r2, r3
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	80da      	strh	r2, [r3, #6]
 800562a:	e00b      	b.n	8005644 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2201      	movs	r2, #1
 8005630:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	b29a      	uxth	r2, r3
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	b29a      	uxth	r2, r3
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	bc80      	pop	{r7}
 800564e:	4770      	bx	lr

08005650 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e272      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	f000 8087 	beq.w	800577e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005670:	4b92      	ldr	r3, [pc, #584]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f003 030c 	and.w	r3, r3, #12
 8005678:	2b04      	cmp	r3, #4
 800567a:	d00c      	beq.n	8005696 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800567c:	4b8f      	ldr	r3, [pc, #572]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f003 030c 	and.w	r3, r3, #12
 8005684:	2b08      	cmp	r3, #8
 8005686:	d112      	bne.n	80056ae <HAL_RCC_OscConfig+0x5e>
 8005688:	4b8c      	ldr	r3, [pc, #560]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005694:	d10b      	bne.n	80056ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005696:	4b89      	ldr	r3, [pc, #548]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d06c      	beq.n	800577c <HAL_RCC_OscConfig+0x12c>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d168      	bne.n	800577c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e24c      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056b6:	d106      	bne.n	80056c6 <HAL_RCC_OscConfig+0x76>
 80056b8:	4b80      	ldr	r3, [pc, #512]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a7f      	ldr	r2, [pc, #508]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056c2:	6013      	str	r3, [r2, #0]
 80056c4:	e02e      	b.n	8005724 <HAL_RCC_OscConfig+0xd4>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10c      	bne.n	80056e8 <HAL_RCC_OscConfig+0x98>
 80056ce:	4b7b      	ldr	r3, [pc, #492]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a7a      	ldr	r2, [pc, #488]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056d8:	6013      	str	r3, [r2, #0]
 80056da:	4b78      	ldr	r3, [pc, #480]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a77      	ldr	r2, [pc, #476]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	e01d      	b.n	8005724 <HAL_RCC_OscConfig+0xd4>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056f0:	d10c      	bne.n	800570c <HAL_RCC_OscConfig+0xbc>
 80056f2:	4b72      	ldr	r3, [pc, #456]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a71      	ldr	r2, [pc, #452]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80056f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	4b6f      	ldr	r3, [pc, #444]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a6e      	ldr	r2, [pc, #440]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	e00b      	b.n	8005724 <HAL_RCC_OscConfig+0xd4>
 800570c:	4b6b      	ldr	r3, [pc, #428]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a6a      	ldr	r2, [pc, #424]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	4b68      	ldr	r3, [pc, #416]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a67      	ldr	r2, [pc, #412]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 800571e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005722:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d013      	beq.n	8005754 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800572c:	f7fc fade 	bl	8001cec <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005734:	f7fc fada 	bl	8001cec <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b64      	cmp	r3, #100	; 0x64
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e200      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005746:	4b5d      	ldr	r3, [pc, #372]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0f0      	beq.n	8005734 <HAL_RCC_OscConfig+0xe4>
 8005752:	e014      	b.n	800577e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005754:	f7fc faca 	bl	8001cec <HAL_GetTick>
 8005758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800575a:	e008      	b.n	800576e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800575c:	f7fc fac6 	bl	8001cec <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b64      	cmp	r3, #100	; 0x64
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e1ec      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800576e:	4b53      	ldr	r3, [pc, #332]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1f0      	bne.n	800575c <HAL_RCC_OscConfig+0x10c>
 800577a:	e000      	b.n	800577e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800577c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d063      	beq.n	8005852 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800578a:	4b4c      	ldr	r3, [pc, #304]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f003 030c 	and.w	r3, r3, #12
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00b      	beq.n	80057ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005796:	4b49      	ldr	r3, [pc, #292]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f003 030c 	and.w	r3, r3, #12
 800579e:	2b08      	cmp	r3, #8
 80057a0:	d11c      	bne.n	80057dc <HAL_RCC_OscConfig+0x18c>
 80057a2:	4b46      	ldr	r3, [pc, #280]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d116      	bne.n	80057dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ae:	4b43      	ldr	r3, [pc, #268]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d005      	beq.n	80057c6 <HAL_RCC_OscConfig+0x176>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d001      	beq.n	80057c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e1c0      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c6:	4b3d      	ldr	r3, [pc, #244]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	00db      	lsls	r3, r3, #3
 80057d4:	4939      	ldr	r1, [pc, #228]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057da:	e03a      	b.n	8005852 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d020      	beq.n	8005826 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057e4:	4b36      	ldr	r3, [pc, #216]	; (80058c0 <HAL_RCC_OscConfig+0x270>)
 80057e6:	2201      	movs	r2, #1
 80057e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ea:	f7fc fa7f 	bl	8001cec <HAL_GetTick>
 80057ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057f0:	e008      	b.n	8005804 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057f2:	f7fc fa7b 	bl	8001cec <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d901      	bls.n	8005804 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e1a1      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005804:	4b2d      	ldr	r3, [pc, #180]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0f0      	beq.n	80057f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005810:	4b2a      	ldr	r3, [pc, #168]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	00db      	lsls	r3, r3, #3
 800581e:	4927      	ldr	r1, [pc, #156]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005820:	4313      	orrs	r3, r2
 8005822:	600b      	str	r3, [r1, #0]
 8005824:	e015      	b.n	8005852 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005826:	4b26      	ldr	r3, [pc, #152]	; (80058c0 <HAL_RCC_OscConfig+0x270>)
 8005828:	2200      	movs	r2, #0
 800582a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582c:	f7fc fa5e 	bl	8001cec <HAL_GetTick>
 8005830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005832:	e008      	b.n	8005846 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005834:	f7fc fa5a 	bl	8001cec <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e180      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005846:	4b1d      	ldr	r3, [pc, #116]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0302 	and.w	r3, r3, #2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f0      	bne.n	8005834 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0308 	and.w	r3, r3, #8
 800585a:	2b00      	cmp	r3, #0
 800585c:	d03a      	beq.n	80058d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d019      	beq.n	800589a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005866:	4b17      	ldr	r3, [pc, #92]	; (80058c4 <HAL_RCC_OscConfig+0x274>)
 8005868:	2201      	movs	r2, #1
 800586a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800586c:	f7fc fa3e 	bl	8001cec <HAL_GetTick>
 8005870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005872:	e008      	b.n	8005886 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005874:	f7fc fa3a 	bl	8001cec <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	2b02      	cmp	r3, #2
 8005880:	d901      	bls.n	8005886 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e160      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005886:	4b0d      	ldr	r3, [pc, #52]	; (80058bc <HAL_RCC_OscConfig+0x26c>)
 8005888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d0f0      	beq.n	8005874 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005892:	2001      	movs	r0, #1
 8005894:	f000 face 	bl	8005e34 <RCC_Delay>
 8005898:	e01c      	b.n	80058d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800589a:	4b0a      	ldr	r3, [pc, #40]	; (80058c4 <HAL_RCC_OscConfig+0x274>)
 800589c:	2200      	movs	r2, #0
 800589e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058a0:	f7fc fa24 	bl	8001cec <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058a6:	e00f      	b.n	80058c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058a8:	f7fc fa20 	bl	8001cec <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d908      	bls.n	80058c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e146      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
 80058ba:	bf00      	nop
 80058bc:	40021000 	.word	0x40021000
 80058c0:	42420000 	.word	0x42420000
 80058c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c8:	4b92      	ldr	r3, [pc, #584]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80058ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e9      	bne.n	80058a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0304 	and.w	r3, r3, #4
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 80a6 	beq.w	8005a2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058e2:	2300      	movs	r3, #0
 80058e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058e6:	4b8b      	ldr	r3, [pc, #556]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80058e8:	69db      	ldr	r3, [r3, #28]
 80058ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10d      	bne.n	800590e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058f2:	4b88      	ldr	r3, [pc, #544]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	4a87      	ldr	r2, [pc, #540]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80058f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058fc:	61d3      	str	r3, [r2, #28]
 80058fe:	4b85      	ldr	r3, [pc, #532]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005900:	69db      	ldr	r3, [r3, #28]
 8005902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005906:	60bb      	str	r3, [r7, #8]
 8005908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800590a:	2301      	movs	r3, #1
 800590c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800590e:	4b82      	ldr	r3, [pc, #520]	; (8005b18 <HAL_RCC_OscConfig+0x4c8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005916:	2b00      	cmp	r3, #0
 8005918:	d118      	bne.n	800594c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800591a:	4b7f      	ldr	r3, [pc, #508]	; (8005b18 <HAL_RCC_OscConfig+0x4c8>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a7e      	ldr	r2, [pc, #504]	; (8005b18 <HAL_RCC_OscConfig+0x4c8>)
 8005920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005926:	f7fc f9e1 	bl	8001cec <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800592e:	f7fc f9dd 	bl	8001cec <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b64      	cmp	r3, #100	; 0x64
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e103      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005940:	4b75      	ldr	r3, [pc, #468]	; (8005b18 <HAL_RCC_OscConfig+0x4c8>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005948:	2b00      	cmp	r3, #0
 800594a:	d0f0      	beq.n	800592e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d106      	bne.n	8005962 <HAL_RCC_OscConfig+0x312>
 8005954:	4b6f      	ldr	r3, [pc, #444]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	4a6e      	ldr	r2, [pc, #440]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	6213      	str	r3, [r2, #32]
 8005960:	e02d      	b.n	80059be <HAL_RCC_OscConfig+0x36e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10c      	bne.n	8005984 <HAL_RCC_OscConfig+0x334>
 800596a:	4b6a      	ldr	r3, [pc, #424]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	4a69      	ldr	r2, [pc, #420]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005970:	f023 0301 	bic.w	r3, r3, #1
 8005974:	6213      	str	r3, [r2, #32]
 8005976:	4b67      	ldr	r3, [pc, #412]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	4a66      	ldr	r2, [pc, #408]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 800597c:	f023 0304 	bic.w	r3, r3, #4
 8005980:	6213      	str	r3, [r2, #32]
 8005982:	e01c      	b.n	80059be <HAL_RCC_OscConfig+0x36e>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	2b05      	cmp	r3, #5
 800598a:	d10c      	bne.n	80059a6 <HAL_RCC_OscConfig+0x356>
 800598c:	4b61      	ldr	r3, [pc, #388]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	4a60      	ldr	r2, [pc, #384]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005992:	f043 0304 	orr.w	r3, r3, #4
 8005996:	6213      	str	r3, [r2, #32]
 8005998:	4b5e      	ldr	r3, [pc, #376]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	4a5d      	ldr	r2, [pc, #372]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 800599e:	f043 0301 	orr.w	r3, r3, #1
 80059a2:	6213      	str	r3, [r2, #32]
 80059a4:	e00b      	b.n	80059be <HAL_RCC_OscConfig+0x36e>
 80059a6:	4b5b      	ldr	r3, [pc, #364]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	4a5a      	ldr	r2, [pc, #360]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80059ac:	f023 0301 	bic.w	r3, r3, #1
 80059b0:	6213      	str	r3, [r2, #32]
 80059b2:	4b58      	ldr	r3, [pc, #352]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	4a57      	ldr	r2, [pc, #348]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80059b8:	f023 0304 	bic.w	r3, r3, #4
 80059bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d015      	beq.n	80059f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059c6:	f7fc f991 	bl	8001cec <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059cc:	e00a      	b.n	80059e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ce:	f7fc f98d 	bl	8001cec <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80059dc:	4293      	cmp	r3, r2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e0b1      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e4:	4b4b      	ldr	r3, [pc, #300]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0ee      	beq.n	80059ce <HAL_RCC_OscConfig+0x37e>
 80059f0:	e014      	b.n	8005a1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059f2:	f7fc f97b 	bl	8001cec <HAL_GetTick>
 80059f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f8:	e00a      	b.n	8005a10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059fa:	f7fc f977 	bl	8001cec <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d901      	bls.n	8005a10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e09b      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a10:	4b40      	ldr	r3, [pc, #256]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1ee      	bne.n	80059fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a1c:	7dfb      	ldrb	r3, [r7, #23]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d105      	bne.n	8005a2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a22:	4b3c      	ldr	r3, [pc, #240]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	4a3b      	ldr	r2, [pc, #236]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 8087 	beq.w	8005b46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a38:	4b36      	ldr	r3, [pc, #216]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f003 030c 	and.w	r3, r3, #12
 8005a40:	2b08      	cmp	r3, #8
 8005a42:	d061      	beq.n	8005b08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d146      	bne.n	8005ada <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a4c:	4b33      	ldr	r3, [pc, #204]	; (8005b1c <HAL_RCC_OscConfig+0x4cc>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a52:	f7fc f94b 	bl	8001cec <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a5a:	f7fc f947 	bl	8001cec <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e06d      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a6c:	4b29      	ldr	r3, [pc, #164]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1f0      	bne.n	8005a5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a80:	d108      	bne.n	8005a94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005a82:	4b24      	ldr	r3, [pc, #144]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	4921      	ldr	r1, [pc, #132]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a94:	4b1f      	ldr	r3, [pc, #124]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a19      	ldr	r1, [r3, #32]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	430b      	orrs	r3, r1
 8005aa6:	491b      	ldr	r1, [pc, #108]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005aac:	4b1b      	ldr	r3, [pc, #108]	; (8005b1c <HAL_RCC_OscConfig+0x4cc>)
 8005aae:	2201      	movs	r2, #1
 8005ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab2:	f7fc f91b 	bl	8001cec <HAL_GetTick>
 8005ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ab8:	e008      	b.n	8005acc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aba:	f7fc f917 	bl	8001cec <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e03d      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005acc:	4b11      	ldr	r3, [pc, #68]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0f0      	beq.n	8005aba <HAL_RCC_OscConfig+0x46a>
 8005ad8:	e035      	b.n	8005b46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ada:	4b10      	ldr	r3, [pc, #64]	; (8005b1c <HAL_RCC_OscConfig+0x4cc>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae0:	f7fc f904 	bl	8001cec <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ae8:	f7fc f900 	bl	8001cec <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e026      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005afa:	4b06      	ldr	r3, [pc, #24]	; (8005b14 <HAL_RCC_OscConfig+0x4c4>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1f0      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x498>
 8005b06:	e01e      	b.n	8005b46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d107      	bne.n	8005b20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e019      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
 8005b14:	40021000 	.word	0x40021000
 8005b18:	40007000 	.word	0x40007000
 8005b1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b20:	4b0b      	ldr	r3, [pc, #44]	; (8005b50 <HAL_RCC_OscConfig+0x500>)
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d106      	bne.n	8005b42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d001      	beq.n	8005b46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e000      	b.n	8005b48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3718      	adds	r7, #24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	40021000 	.word	0x40021000

08005b54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e0d0      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b68:	4b6a      	ldr	r3, [pc, #424]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0307 	and.w	r3, r3, #7
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d910      	bls.n	8005b98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b76:	4b67      	ldr	r3, [pc, #412]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f023 0207 	bic.w	r2, r3, #7
 8005b7e:	4965      	ldr	r1, [pc, #404]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b86:	4b63      	ldr	r3, [pc, #396]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0307 	and.w	r3, r3, #7
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d001      	beq.n	8005b98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0b8      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d020      	beq.n	8005be6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d005      	beq.n	8005bbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bb0:	4b59      	ldr	r3, [pc, #356]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	4a58      	ldr	r2, [pc, #352]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005bb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005bba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d005      	beq.n	8005bd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bc8:	4b53      	ldr	r3, [pc, #332]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	4a52      	ldr	r2, [pc, #328]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005bce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005bd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bd4:	4b50      	ldr	r3, [pc, #320]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	494d      	ldr	r1, [pc, #308]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d040      	beq.n	8005c74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d107      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bfa:	4b47      	ldr	r3, [pc, #284]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d115      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e07f      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d107      	bne.n	8005c22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c12:	4b41      	ldr	r3, [pc, #260]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d109      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e073      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c22:	4b3d      	ldr	r3, [pc, #244]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e06b      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c32:	4b39      	ldr	r3, [pc, #228]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f023 0203 	bic.w	r2, r3, #3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	4936      	ldr	r1, [pc, #216]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c44:	f7fc f852 	bl	8001cec <HAL_GetTick>
 8005c48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c4a:	e00a      	b.n	8005c62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c4c:	f7fc f84e 	bl	8001cec <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e053      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c62:	4b2d      	ldr	r3, [pc, #180]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f003 020c 	and.w	r2, r3, #12
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d1eb      	bne.n	8005c4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c74:	4b27      	ldr	r3, [pc, #156]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0307 	and.w	r3, r3, #7
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d210      	bcs.n	8005ca4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c82:	4b24      	ldr	r3, [pc, #144]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f023 0207 	bic.w	r2, r3, #7
 8005c8a:	4922      	ldr	r1, [pc, #136]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c92:	4b20      	ldr	r3, [pc, #128]	; (8005d14 <HAL_RCC_ClockConfig+0x1c0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d001      	beq.n	8005ca4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e032      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d008      	beq.n	8005cc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cb0:	4b19      	ldr	r3, [pc, #100]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	4916      	ldr	r1, [pc, #88]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0308 	and.w	r3, r3, #8
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d009      	beq.n	8005ce2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005cce:	4b12      	ldr	r3, [pc, #72]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	00db      	lsls	r3, r3, #3
 8005cdc:	490e      	ldr	r1, [pc, #56]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ce2:	f000 f821 	bl	8005d28 <HAL_RCC_GetSysClockFreq>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	4b0b      	ldr	r3, [pc, #44]	; (8005d18 <HAL_RCC_ClockConfig+0x1c4>)
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	490a      	ldr	r1, [pc, #40]	; (8005d1c <HAL_RCC_ClockConfig+0x1c8>)
 8005cf4:	5ccb      	ldrb	r3, [r1, r3]
 8005cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cfa:	4a09      	ldr	r2, [pc, #36]	; (8005d20 <HAL_RCC_ClockConfig+0x1cc>)
 8005cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005cfe:	4b09      	ldr	r3, [pc, #36]	; (8005d24 <HAL_RCC_ClockConfig+0x1d0>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fb ffb0 	bl	8001c68 <HAL_InitTick>

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	40022000 	.word	0x40022000
 8005d18:	40021000 	.word	0x40021000
 8005d1c:	0800c2bc 	.word	0x0800c2bc
 8005d20:	20000020 	.word	0x20000020
 8005d24:	20000024 	.word	0x20000024

08005d28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60fb      	str	r3, [r7, #12]
 8005d32:	2300      	movs	r3, #0
 8005d34:	60bb      	str	r3, [r7, #8]
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005d42:	4b1e      	ldr	r3, [pc, #120]	; (8005dbc <HAL_RCC_GetSysClockFreq+0x94>)
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f003 030c 	and.w	r3, r3, #12
 8005d4e:	2b04      	cmp	r3, #4
 8005d50:	d002      	beq.n	8005d58 <HAL_RCC_GetSysClockFreq+0x30>
 8005d52:	2b08      	cmp	r3, #8
 8005d54:	d003      	beq.n	8005d5e <HAL_RCC_GetSysClockFreq+0x36>
 8005d56:	e027      	b.n	8005da8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d58:	4b19      	ldr	r3, [pc, #100]	; (8005dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d5a:	613b      	str	r3, [r7, #16]
      break;
 8005d5c:	e027      	b.n	8005dae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	0c9b      	lsrs	r3, r3, #18
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	4a17      	ldr	r2, [pc, #92]	; (8005dc4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005d68:	5cd3      	ldrb	r3, [r2, r3]
 8005d6a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d010      	beq.n	8005d98 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005d76:	4b11      	ldr	r3, [pc, #68]	; (8005dbc <HAL_RCC_GetSysClockFreq+0x94>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	0c5b      	lsrs	r3, r3, #17
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	4a11      	ldr	r2, [pc, #68]	; (8005dc8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005d82:	5cd3      	ldrb	r3, [r2, r3]
 8005d84:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a0d      	ldr	r2, [pc, #52]	; (8005dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d8a:	fb03 f202 	mul.w	r2, r3, r2
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	e004      	b.n	8005da2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a0c      	ldr	r2, [pc, #48]	; (8005dcc <HAL_RCC_GetSysClockFreq+0xa4>)
 8005d9c:	fb02 f303 	mul.w	r3, r2, r3
 8005da0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	613b      	str	r3, [r7, #16]
      break;
 8005da6:	e002      	b.n	8005dae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005da8:	4b05      	ldr	r3, [pc, #20]	; (8005dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005daa:	613b      	str	r3, [r7, #16]
      break;
 8005dac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005dae:	693b      	ldr	r3, [r7, #16]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bc80      	pop	{r7}
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	007a1200 	.word	0x007a1200
 8005dc4:	0800c2d4 	.word	0x0800c2d4
 8005dc8:	0800c2e4 	.word	0x0800c2e4
 8005dcc:	003d0900 	.word	0x003d0900

08005dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dd4:	4b02      	ldr	r3, [pc, #8]	; (8005de0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bc80      	pop	{r7}
 8005dde:	4770      	bx	lr
 8005de0:	20000020 	.word	0x20000020

08005de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005de8:	f7ff fff2 	bl	8005dd0 <HAL_RCC_GetHCLKFreq>
 8005dec:	4602      	mov	r2, r0
 8005dee:	4b05      	ldr	r3, [pc, #20]	; (8005e04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	0a1b      	lsrs	r3, r3, #8
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	4903      	ldr	r1, [pc, #12]	; (8005e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dfa:	5ccb      	ldrb	r3, [r1, r3]
 8005dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40021000 	.word	0x40021000
 8005e08:	0800c2cc 	.word	0x0800c2cc

08005e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e10:	f7ff ffde 	bl	8005dd0 <HAL_RCC_GetHCLKFreq>
 8005e14:	4602      	mov	r2, r0
 8005e16:	4b05      	ldr	r3, [pc, #20]	; (8005e2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	0adb      	lsrs	r3, r3, #11
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	4903      	ldr	r1, [pc, #12]	; (8005e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e22:	5ccb      	ldrb	r3, [r1, r3]
 8005e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	0800c2cc 	.word	0x0800c2cc

08005e34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005e3c:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <RCC_Delay+0x34>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a0a      	ldr	r2, [pc, #40]	; (8005e6c <RCC_Delay+0x38>)
 8005e42:	fba2 2303 	umull	r2, r3, r2, r3
 8005e46:	0a5b      	lsrs	r3, r3, #9
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	fb02 f303 	mul.w	r3, r2, r3
 8005e4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005e50:	bf00      	nop
  }
  while (Delay --);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	1e5a      	subs	r2, r3, #1
 8005e56:	60fa      	str	r2, [r7, #12]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1f9      	bne.n	8005e50 <RCC_Delay+0x1c>
}
 8005e5c:	bf00      	nop
 8005e5e:	bf00      	nop
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bc80      	pop	{r7}
 8005e66:	4770      	bx	lr
 8005e68:	20000020 	.word	0x20000020
 8005e6c:	10624dd3 	.word	0x10624dd3

08005e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d07d      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e90:	4b4f      	ldr	r3, [pc, #316]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e92:	69db      	ldr	r3, [r3, #28]
 8005e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10d      	bne.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e9c:	4b4c      	ldr	r3, [pc, #304]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	4a4b      	ldr	r2, [pc, #300]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ea2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ea6:	61d3      	str	r3, [r2, #28]
 8005ea8:	4b49      	ldr	r3, [pc, #292]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb0:	60bb      	str	r3, [r7, #8]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb8:	4b46      	ldr	r3, [pc, #280]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d118      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ec4:	4b43      	ldr	r3, [pc, #268]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a42      	ldr	r2, [pc, #264]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ece:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ed0:	f7fb ff0c 	bl	8001cec <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ed6:	e008      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ed8:	f7fb ff08 	bl	8001cec <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b64      	cmp	r3, #100	; 0x64
 8005ee4:	d901      	bls.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e06d      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eea:	4b3a      	ldr	r3, [pc, #232]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0f0      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ef6:	4b36      	ldr	r3, [pc, #216]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d02e      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d027      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f14:	4b2e      	ldr	r3, [pc, #184]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f1e:	4b2e      	ldr	r3, [pc, #184]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f20:	2201      	movs	r2, #1
 8005f22:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f24:	4b2c      	ldr	r3, [pc, #176]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f2a:	4a29      	ldr	r2, [pc, #164]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d014      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f3a:	f7fb fed7 	bl	8001cec <HAL_GetTick>
 8005f3e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f40:	e00a      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f42:	f7fb fed3 	bl	8001cec <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d901      	bls.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e036      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f58:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	f003 0302 	and.w	r3, r3, #2
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0ee      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f64:	4b1a      	ldr	r3, [pc, #104]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f66:	6a1b      	ldr	r3, [r3, #32]
 8005f68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	4917      	ldr	r1, [pc, #92]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005f76:	7dfb      	ldrb	r3, [r7, #23]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d105      	bne.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f7c:	4b14      	ldr	r3, [pc, #80]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f7e:	69db      	ldr	r3, [r3, #28]
 8005f80:	4a13      	ldr	r2, [pc, #76]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0302 	and.w	r3, r3, #2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d008      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f94:	4b0e      	ldr	r3, [pc, #56]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	490b      	ldr	r1, [pc, #44]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0310 	and.w	r3, r3, #16
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d008      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fb2:	4b07      	ldr	r3, [pc, #28]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	4904      	ldr	r1, [pc, #16]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	40007000 	.word	0x40007000
 8005fd8:	42420440 	.word	0x42420440

08005fdc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	2300      	movs	r3, #0
 8005fea:	61fb      	str	r3, [r7, #28]
 8005fec:	2300      	movs	r3, #0
 8005fee:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b10      	cmp	r3, #16
 8005ffc:	d00a      	beq.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b10      	cmp	r3, #16
 8006002:	f200 808a 	bhi.w	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d045      	beq.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b02      	cmp	r3, #2
 8006010:	d075      	beq.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006012:	e082      	b.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006014:	4b46      	ldr	r3, [pc, #280]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800601a:	4b45      	ldr	r3, [pc, #276]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d07b      	beq.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	0c9b      	lsrs	r3, r3, #18
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	4a41      	ldr	r2, [pc, #260]	; (8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006030:	5cd3      	ldrb	r3, [r2, r3]
 8006032:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d015      	beq.n	800606a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800603e:	4b3c      	ldr	r3, [pc, #240]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	0c5b      	lsrs	r3, r3, #17
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	4a3b      	ldr	r2, [pc, #236]	; (8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800604a:	5cd3      	ldrb	r3, [r2, r3]
 800604c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00d      	beq.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006058:	4a38      	ldr	r2, [pc, #224]	; (800613c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	fb02 f303 	mul.w	r3, r2, r3
 8006066:	61fb      	str	r3, [r7, #28]
 8006068:	e004      	b.n	8006074 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	4a34      	ldr	r2, [pc, #208]	; (8006140 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800606e:	fb02 f303 	mul.w	r3, r2, r3
 8006072:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006074:	4b2e      	ldr	r3, [pc, #184]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800607c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006080:	d102      	bne.n	8006088 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	61bb      	str	r3, [r7, #24]
      break;
 8006086:	e04a      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	4a2d      	ldr	r2, [pc, #180]	; (8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800608e:	fba2 2303 	umull	r2, r3, r2, r3
 8006092:	085b      	lsrs	r3, r3, #1
 8006094:	61bb      	str	r3, [r7, #24]
      break;
 8006096:	e042      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8006098:	4b25      	ldr	r3, [pc, #148]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800609a:	6a1b      	ldr	r3, [r3, #32]
 800609c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060a8:	d108      	bne.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0302 	and.w	r3, r3, #2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80060b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060b8:	61bb      	str	r3, [r7, #24]
 80060ba:	e01f      	b.n	80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060c6:	d109      	bne.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80060c8:	4b19      	ldr	r3, [pc, #100]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d003      	beq.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80060d4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80060d8:	61bb      	str	r3, [r7, #24]
 80060da:	e00f      	b.n	80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060e6:	d11c      	bne.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80060e8:	4b11      	ldr	r3, [pc, #68]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d016      	beq.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80060f4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80060f8:	61bb      	str	r3, [r7, #24]
      break;
 80060fa:	e012      	b.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80060fc:	e011      	b.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80060fe:	f7ff fe85 	bl	8005e0c <HAL_RCC_GetPCLK2Freq>
 8006102:	4602      	mov	r2, r0
 8006104:	4b0a      	ldr	r3, [pc, #40]	; (8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	0b9b      	lsrs	r3, r3, #14
 800610a:	f003 0303 	and.w	r3, r3, #3
 800610e:	3301      	adds	r3, #1
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	fbb2 f3f3 	udiv	r3, r2, r3
 8006116:	61bb      	str	r3, [r7, #24]
      break;
 8006118:	e004      	b.n	8006124 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800611a:	bf00      	nop
 800611c:	e002      	b.n	8006124 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800611e:	bf00      	nop
 8006120:	e000      	b.n	8006124 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006122:	bf00      	nop
    }
  }
  return (frequency);
 8006124:	69bb      	ldr	r3, [r7, #24]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3720      	adds	r7, #32
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40021000 	.word	0x40021000
 8006134:	0800c2e8 	.word	0x0800c2e8
 8006138:	0800c2f8 	.word	0x0800c2f8
 800613c:	007a1200 	.word	0x007a1200
 8006140:	003d0900 	.word	0x003d0900
 8006144:	aaaaaaab 	.word	0xaaaaaaab

08006148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e076      	b.n	8006248 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615e:	2b00      	cmp	r3, #0
 8006160:	d108      	bne.n	8006174 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800616a:	d009      	beq.n	8006180 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	61da      	str	r2, [r3, #28]
 8006172:	e005      	b.n	8006180 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d106      	bne.n	80061a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7fb fc16 	bl	80019cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	431a      	orrs	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061f0:	431a      	orrs	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80061fa:	431a      	orrs	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006204:	ea42 0103 	orr.w	r1, r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	0c1a      	lsrs	r2, r3, #16
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f002 0204 	and.w	r2, r2, #4
 8006226:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	69da      	ldr	r2, [r3, #28]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006236:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	603b      	str	r3, [r7, #0]
 800625c:	4613      	mov	r3, r2
 800625e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006260:	2300      	movs	r3, #0
 8006262:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800626a:	2b01      	cmp	r3, #1
 800626c:	d101      	bne.n	8006272 <HAL_SPI_Transmit+0x22>
 800626e:	2302      	movs	r3, #2
 8006270:	e12d      	b.n	80064ce <HAL_SPI_Transmit+0x27e>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800627a:	f7fb fd37 	bl	8001cec <HAL_GetTick>
 800627e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006280:	88fb      	ldrh	r3, [r7, #6]
 8006282:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b01      	cmp	r3, #1
 800628e:	d002      	beq.n	8006296 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006290:	2302      	movs	r3, #2
 8006292:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006294:	e116      	b.n	80064c4 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d002      	beq.n	80062a2 <HAL_SPI_Transmit+0x52>
 800629c:	88fb      	ldrh	r3, [r7, #6]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d102      	bne.n	80062a8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062a6:	e10d      	b.n	80064c4 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2203      	movs	r2, #3
 80062ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	88fa      	ldrh	r2, [r7, #6]
 80062c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	88fa      	ldrh	r2, [r7, #6]
 80062c6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062ee:	d10f      	bne.n	8006310 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800630e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800631a:	2b40      	cmp	r3, #64	; 0x40
 800631c:	d007      	beq.n	800632e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800632c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006336:	d14f      	bne.n	80063d8 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <HAL_SPI_Transmit+0xf6>
 8006340:	8afb      	ldrh	r3, [r7, #22]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d142      	bne.n	80063cc <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634a:	881a      	ldrh	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006356:	1c9a      	adds	r2, r3, #2
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006360:	b29b      	uxth	r3, r3
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800636a:	e02f      	b.n	80063cc <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b02      	cmp	r3, #2
 8006378:	d112      	bne.n	80063a0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800637e:	881a      	ldrh	r2, [r3, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638a:	1c9a      	adds	r2, r3, #2
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006394:	b29b      	uxth	r3, r3
 8006396:	3b01      	subs	r3, #1
 8006398:	b29a      	uxth	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	86da      	strh	r2, [r3, #54]	; 0x36
 800639e:	e015      	b.n	80063cc <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063a0:	f7fb fca4 	bl	8001cec <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d803      	bhi.n	80063b8 <HAL_SPI_Transmit+0x168>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b6:	d102      	bne.n	80063be <HAL_SPI_Transmit+0x16e>
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d106      	bne.n	80063cc <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80063ca:	e07b      	b.n	80064c4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1ca      	bne.n	800636c <HAL_SPI_Transmit+0x11c>
 80063d6:	e050      	b.n	800647a <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <HAL_SPI_Transmit+0x196>
 80063e0:	8afb      	ldrh	r3, [r7, #22]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d144      	bne.n	8006470 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	330c      	adds	r3, #12
 80063f0:	7812      	ldrb	r2, [r2, #0]
 80063f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f8:	1c5a      	adds	r2, r3, #1
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006402:	b29b      	uxth	r3, r3
 8006404:	3b01      	subs	r3, #1
 8006406:	b29a      	uxth	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800640c:	e030      	b.n	8006470 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0302 	and.w	r3, r3, #2
 8006418:	2b02      	cmp	r3, #2
 800641a:	d113      	bne.n	8006444 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	330c      	adds	r3, #12
 8006426:	7812      	ldrb	r2, [r2, #0]
 8006428:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800642e:	1c5a      	adds	r2, r3, #1
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006438:	b29b      	uxth	r3, r3
 800643a:	3b01      	subs	r3, #1
 800643c:	b29a      	uxth	r2, r3
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	86da      	strh	r2, [r3, #54]	; 0x36
 8006442:	e015      	b.n	8006470 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006444:	f7fb fc52 	bl	8001cec <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	683a      	ldr	r2, [r7, #0]
 8006450:	429a      	cmp	r2, r3
 8006452:	d803      	bhi.n	800645c <HAL_SPI_Transmit+0x20c>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d102      	bne.n	8006462 <HAL_SPI_Transmit+0x212>
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d106      	bne.n	8006470 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800646e:	e029      	b.n	80064c4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006474:	b29b      	uxth	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1c9      	bne.n	800640e <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800647a:	69ba      	ldr	r2, [r7, #24]
 800647c:	6839      	ldr	r1, [r7, #0]
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 f8be 	bl	8006600 <SPI_EndRxTxTransaction>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d002      	beq.n	8006490 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2220      	movs	r2, #32
 800648e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10a      	bne.n	80064ae <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006498:	2300      	movs	r3, #0
 800649a:	613b      	str	r3, [r7, #16]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	613b      	str	r3, [r7, #16]
 80064ac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	77fb      	strb	r3, [r7, #31]
 80064ba:	e003      	b.n	80064c4 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3720      	adds	r7, #32
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80064d6:	b480      	push	{r7}
 80064d8:	b083      	sub	sp, #12
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064e4:	b2db      	uxtb	r3, r3
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bc80      	pop	{r7}
 80064ee:	4770      	bx	lr

080064f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	603b      	str	r3, [r7, #0]
 80064fc:	4613      	mov	r3, r2
 80064fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006500:	f7fb fbf4 	bl	8001cec <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006508:	1a9b      	subs	r3, r3, r2
 800650a:	683a      	ldr	r2, [r7, #0]
 800650c:	4413      	add	r3, r2
 800650e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006510:	f7fb fbec 	bl	8001cec <HAL_GetTick>
 8006514:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006516:	4b39      	ldr	r3, [pc, #228]	; (80065fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	015b      	lsls	r3, r3, #5
 800651c:	0d1b      	lsrs	r3, r3, #20
 800651e:	69fa      	ldr	r2, [r7, #28]
 8006520:	fb02 f303 	mul.w	r3, r2, r3
 8006524:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006526:	e054      	b.n	80065d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800652e:	d050      	beq.n	80065d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006530:	f7fb fbdc 	bl	8001cec <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	69fa      	ldr	r2, [r7, #28]
 800653c:	429a      	cmp	r2, r3
 800653e:	d902      	bls.n	8006546 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d13d      	bne.n	80065c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006554:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800655e:	d111      	bne.n	8006584 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006568:	d004      	beq.n	8006574 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006572:	d107      	bne.n	8006584 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006582:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800658c:	d10f      	bne.n	80065ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800659c:	601a      	str	r2, [r3, #0]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e017      	b.n	80065f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	689a      	ldr	r2, [r3, #8]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	4013      	ands	r3, r2
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	429a      	cmp	r2, r3
 80065e0:	bf0c      	ite	eq
 80065e2:	2301      	moveq	r3, #1
 80065e4:	2300      	movne	r3, #0
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	461a      	mov	r2, r3
 80065ea:	79fb      	ldrb	r3, [r7, #7]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d19b      	bne.n	8006528 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3720      	adds	r7, #32
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	bf00      	nop
 80065fc:	20000020 	.word	0x20000020

08006600 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af02      	add	r7, sp, #8
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	2200      	movs	r2, #0
 8006614:	2180      	movs	r1, #128	; 0x80
 8006616:	68f8      	ldr	r0, [r7, #12]
 8006618:	f7ff ff6a 	bl	80064f0 <SPI_WaitFlagStateUntilTimeout>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d007      	beq.n	8006632 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006626:	f043 0220 	orr.w	r2, r3, #32
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e000      	b.n	8006634 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d101      	bne.n	800664e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e041      	b.n	80066d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d106      	bne.n	8006668 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7fb f9f0 	bl	8001a48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2202      	movs	r2, #2
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	3304      	adds	r3, #4
 8006678:	4619      	mov	r1, r3
 800667a:	4610      	mov	r0, r2
 800667c:	f000 fa74 	bl	8006b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
	...

080066dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d001      	beq.n	80066f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e03a      	b.n	800676a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68da      	ldr	r2, [r3, #12]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f042 0201 	orr.w	r2, r2, #1
 800670a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a18      	ldr	r2, [pc, #96]	; (8006774 <HAL_TIM_Base_Start_IT+0x98>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00e      	beq.n	8006734 <HAL_TIM_Base_Start_IT+0x58>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800671e:	d009      	beq.n	8006734 <HAL_TIM_Base_Start_IT+0x58>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a14      	ldr	r2, [pc, #80]	; (8006778 <HAL_TIM_Base_Start_IT+0x9c>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d004      	beq.n	8006734 <HAL_TIM_Base_Start_IT+0x58>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a13      	ldr	r2, [pc, #76]	; (800677c <HAL_TIM_Base_Start_IT+0xa0>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d111      	bne.n	8006758 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f003 0307 	and.w	r3, r3, #7
 800673e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2b06      	cmp	r3, #6
 8006744:	d010      	beq.n	8006768 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f042 0201 	orr.w	r2, r2, #1
 8006754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006756:	e007      	b.n	8006768 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0201 	orr.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	bc80      	pop	{r7}
 8006772:	4770      	bx	lr
 8006774:	40012c00 	.word	0x40012c00
 8006778:	40000400 	.word	0x40000400
 800677c:	40000800 	.word	0x40000800

08006780 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b02      	cmp	r3, #2
 8006794:	d122      	bne.n	80067dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d11b      	bne.n	80067dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f06f 0202 	mvn.w	r2, #2
 80067ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d003      	beq.n	80067ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f9b4 	bl	8006b30 <HAL_TIM_IC_CaptureCallback>
 80067c8:	e005      	b.n	80067d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f9a7 	bl	8006b1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f9b6 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f003 0304 	and.w	r3, r3, #4
 80067e6:	2b04      	cmp	r3, #4
 80067e8:	d122      	bne.n	8006830 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	f003 0304 	and.w	r3, r3, #4
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	d11b      	bne.n	8006830 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f06f 0204 	mvn.w	r2, #4
 8006800:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2202      	movs	r2, #2
 8006806:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006812:	2b00      	cmp	r3, #0
 8006814:	d003      	beq.n	800681e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f98a 	bl	8006b30 <HAL_TIM_IC_CaptureCallback>
 800681c:	e005      	b.n	800682a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f97d 	bl	8006b1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 f98c 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	f003 0308 	and.w	r3, r3, #8
 800683a:	2b08      	cmp	r3, #8
 800683c:	d122      	bne.n	8006884 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f003 0308 	and.w	r3, r3, #8
 8006848:	2b08      	cmp	r3, #8
 800684a:	d11b      	bne.n	8006884 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f06f 0208 	mvn.w	r2, #8
 8006854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2204      	movs	r2, #4
 800685a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	f003 0303 	and.w	r3, r3, #3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 f960 	bl	8006b30 <HAL_TIM_IC_CaptureCallback>
 8006870:	e005      	b.n	800687e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f953 	bl	8006b1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 f962 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	f003 0310 	and.w	r3, r3, #16
 800688e:	2b10      	cmp	r3, #16
 8006890:	d122      	bne.n	80068d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	f003 0310 	and.w	r3, r3, #16
 800689c:	2b10      	cmp	r3, #16
 800689e:	d11b      	bne.n	80068d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f06f 0210 	mvn.w	r2, #16
 80068a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2208      	movs	r2, #8
 80068ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d003      	beq.n	80068c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f936 	bl	8006b30 <HAL_TIM_IC_CaptureCallback>
 80068c4:	e005      	b.n	80068d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f929 	bl	8006b1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 f938 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d10e      	bne.n	8006904 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f003 0301 	and.w	r3, r3, #1
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d107      	bne.n	8006904 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f06f 0201 	mvn.w	r2, #1
 80068fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7fa fa6a 	bl	8000dd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800690e:	2b80      	cmp	r3, #128	; 0x80
 8006910:	d10e      	bne.n	8006930 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800691c:	2b80      	cmp	r3, #128	; 0x80
 800691e:	d107      	bne.n	8006930 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 fa7b 	bl	8006e26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800693a:	2b40      	cmp	r3, #64	; 0x40
 800693c:	d10e      	bne.n	800695c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006948:	2b40      	cmp	r3, #64	; 0x40
 800694a:	d107      	bne.n	800695c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 f8fc 	bl	8006b54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b20      	cmp	r3, #32
 8006968:	d10e      	bne.n	8006988 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0320 	and.w	r3, r3, #32
 8006974:	2b20      	cmp	r3, #32
 8006976:	d107      	bne.n	8006988 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0220 	mvn.w	r2, #32
 8006980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 fa46 	bl	8006e14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006988:	bf00      	nop
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800699a:	2300      	movs	r3, #0
 800699c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_TIM_ConfigClockSource+0x1c>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e0b4      	b.n	8006b16 <HAL_TIM_ConfigClockSource+0x186>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80069ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069e4:	d03e      	beq.n	8006a64 <HAL_TIM_ConfigClockSource+0xd4>
 80069e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069ea:	f200 8087 	bhi.w	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 80069ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069f2:	f000 8086 	beq.w	8006b02 <HAL_TIM_ConfigClockSource+0x172>
 80069f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069fa:	d87f      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 80069fc:	2b70      	cmp	r3, #112	; 0x70
 80069fe:	d01a      	beq.n	8006a36 <HAL_TIM_ConfigClockSource+0xa6>
 8006a00:	2b70      	cmp	r3, #112	; 0x70
 8006a02:	d87b      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 8006a04:	2b60      	cmp	r3, #96	; 0x60
 8006a06:	d050      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x11a>
 8006a08:	2b60      	cmp	r3, #96	; 0x60
 8006a0a:	d877      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 8006a0c:	2b50      	cmp	r3, #80	; 0x50
 8006a0e:	d03c      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0xfa>
 8006a10:	2b50      	cmp	r3, #80	; 0x50
 8006a12:	d873      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 8006a14:	2b40      	cmp	r3, #64	; 0x40
 8006a16:	d058      	beq.n	8006aca <HAL_TIM_ConfigClockSource+0x13a>
 8006a18:	2b40      	cmp	r3, #64	; 0x40
 8006a1a:	d86f      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 8006a1c:	2b30      	cmp	r3, #48	; 0x30
 8006a1e:	d064      	beq.n	8006aea <HAL_TIM_ConfigClockSource+0x15a>
 8006a20:	2b30      	cmp	r3, #48	; 0x30
 8006a22:	d86b      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 8006a24:	2b20      	cmp	r3, #32
 8006a26:	d060      	beq.n	8006aea <HAL_TIM_ConfigClockSource+0x15a>
 8006a28:	2b20      	cmp	r3, #32
 8006a2a:	d867      	bhi.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d05c      	beq.n	8006aea <HAL_TIM_ConfigClockSource+0x15a>
 8006a30:	2b10      	cmp	r3, #16
 8006a32:	d05a      	beq.n	8006aea <HAL_TIM_ConfigClockSource+0x15a>
 8006a34:	e062      	b.n	8006afc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a46:	f000 f968 	bl	8006d1a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	609a      	str	r2, [r3, #8]
      break;
 8006a62:	e04f      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a74:	f000 f951 	bl	8006d1a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689a      	ldr	r2, [r3, #8]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a86:	609a      	str	r2, [r3, #8]
      break;
 8006a88:	e03c      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a96:	461a      	mov	r2, r3
 8006a98:	f000 f8c8 	bl	8006c2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2150      	movs	r1, #80	; 0x50
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 f91f 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 8006aa8:	e02c      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f000 f8e6 	bl	8006c88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2160      	movs	r1, #96	; 0x60
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f000 f90f 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 8006ac8:	e01c      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	f000 f8a8 	bl	8006c2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2140      	movs	r1, #64	; 0x40
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f000 f8ff 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 8006ae8:	e00c      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4619      	mov	r1, r3
 8006af4:	4610      	mov	r0, r2
 8006af6:	f000 f8f6 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 8006afa:	e003      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	73fb      	strb	r3, [r7, #15]
      break;
 8006b00:	e000      	b.n	8006b04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b1e:	b480      	push	{r7}
 8006b20:	b083      	sub	sp, #12
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bc80      	pop	{r7}
 8006b2e:	4770      	bx	lr

08006b30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bc80      	pop	{r7}
 8006b40:	4770      	bx	lr

08006b42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bc80      	pop	{r7}
 8006b52:	4770      	bx	lr

08006b54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bc80      	pop	{r7}
 8006b64:	4770      	bx	lr
	...

08006b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a29      	ldr	r2, [pc, #164]	; (8006c20 <TIM_Base_SetConfig+0xb8>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d00b      	beq.n	8006b98 <TIM_Base_SetConfig+0x30>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b86:	d007      	beq.n	8006b98 <TIM_Base_SetConfig+0x30>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a26      	ldr	r2, [pc, #152]	; (8006c24 <TIM_Base_SetConfig+0xbc>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d003      	beq.n	8006b98 <TIM_Base_SetConfig+0x30>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a25      	ldr	r2, [pc, #148]	; (8006c28 <TIM_Base_SetConfig+0xc0>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d108      	bne.n	8006baa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a1c      	ldr	r2, [pc, #112]	; (8006c20 <TIM_Base_SetConfig+0xb8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d00b      	beq.n	8006bca <TIM_Base_SetConfig+0x62>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bb8:	d007      	beq.n	8006bca <TIM_Base_SetConfig+0x62>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a19      	ldr	r2, [pc, #100]	; (8006c24 <TIM_Base_SetConfig+0xbc>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d003      	beq.n	8006bca <TIM_Base_SetConfig+0x62>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a18      	ldr	r2, [pc, #96]	; (8006c28 <TIM_Base_SetConfig+0xc0>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d108      	bne.n	8006bdc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	689a      	ldr	r2, [r3, #8]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a07      	ldr	r2, [pc, #28]	; (8006c20 <TIM_Base_SetConfig+0xb8>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d103      	bne.n	8006c10 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	691a      	ldr	r2, [r3, #16]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	615a      	str	r2, [r3, #20]
}
 8006c16:	bf00      	nop
 8006c18:	3714      	adds	r7, #20
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bc80      	pop	{r7}
 8006c1e:	4770      	bx	lr
 8006c20:	40012c00 	.word	0x40012c00
 8006c24:	40000400 	.word	0x40000400
 8006c28:	40000800 	.word	0x40000800

08006c2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6a1b      	ldr	r3, [r3, #32]
 8006c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6a1b      	ldr	r3, [r3, #32]
 8006c42:	f023 0201 	bic.w	r2, r3, #1
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	011b      	lsls	r3, r3, #4
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	f023 030a 	bic.w	r3, r3, #10
 8006c68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	621a      	str	r2, [r3, #32]
}
 8006c7e:	bf00      	nop
 8006c80:	371c      	adds	r7, #28
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bc80      	pop	{r7}
 8006c86:	4770      	bx	lr

08006c88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6a1b      	ldr	r3, [r3, #32]
 8006c9e:	f023 0210 	bic.w	r2, r3, #16
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	031b      	lsls	r3, r3, #12
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cc4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	011b      	lsls	r3, r3, #4
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	621a      	str	r2, [r3, #32]
}
 8006cdc:	bf00      	nop
 8006cde:	371c      	adds	r7, #28
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b085      	sub	sp, #20
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
 8006cee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cfe:	683a      	ldr	r2, [r7, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	f043 0307 	orr.w	r3, r3, #7
 8006d08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	609a      	str	r2, [r3, #8]
}
 8006d10:	bf00      	nop
 8006d12:	3714      	adds	r7, #20
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bc80      	pop	{r7}
 8006d18:	4770      	bx	lr

08006d1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d1a:	b480      	push	{r7}
 8006d1c:	b087      	sub	sp, #28
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	60f8      	str	r0, [r7, #12]
 8006d22:	60b9      	str	r1, [r7, #8]
 8006d24:	607a      	str	r2, [r7, #4]
 8006d26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	021a      	lsls	r2, r3, #8
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	431a      	orrs	r2, r3
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	609a      	str	r2, [r3, #8]
}
 8006d4e:	bf00      	nop
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr

08006d58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d101      	bne.n	8006d70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e046      	b.n	8006dfe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a16      	ldr	r2, [pc, #88]	; (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d00e      	beq.n	8006dd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dbc:	d009      	beq.n	8006dd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a12      	ldr	r2, [pc, #72]	; (8006e0c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d004      	beq.n	8006dd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a10      	ldr	r2, [pc, #64]	; (8006e10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d10c      	bne.n	8006dec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3714      	adds	r7, #20
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bc80      	pop	{r7}
 8006e06:	4770      	bx	lr
 8006e08:	40012c00 	.word	0x40012c00
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800

08006e14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bc80      	pop	{r7}
 8006e24:	4770      	bx	lr

08006e26 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b083      	sub	sp, #12
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bc80      	pop	{r7}
 8006e36:	4770      	bx	lr

08006e38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006e38:	b084      	sub	sp, #16
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	f107 0014 	add.w	r0, r7, #20
 8006e46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bc80      	pop	{r7}
 8006e54:	b004      	add	sp, #16
 8006e56:	4770      	bx	lr

08006e58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006e68:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006e6c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bc80      	pop	{r7}
 8006e82:	4770      	bx	lr

08006e84 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b085      	sub	sp, #20
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006e8c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006e90:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	43db      	mvns	r3, r3
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bc80      	pop	{r7}
 8006eb6:	4770      	bx	lr

08006eb8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bc80      	pop	{r7}
 8006ece:	4770      	bx	lr

08006ed0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006ed0:	b084      	sub	sp, #16
 8006ed2:	b480      	push	{r7}
 8006ed4:	b083      	sub	sp, #12
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	f107 0014 	add.w	r0, r7, #20
 8006ede:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bc80      	pop	{r7}
 8006f0c:	b004      	add	sp, #16
 8006f0e:	4770      	bx	lr

08006f10 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b09d      	sub	sp, #116	; 0x74
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f36:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	78db      	ldrb	r3, [r3, #3]
 8006f3e:	2b03      	cmp	r3, #3
 8006f40:	d81f      	bhi.n	8006f82 <USB_ActivateEndpoint+0x72>
 8006f42:	a201      	add	r2, pc, #4	; (adr r2, 8006f48 <USB_ActivateEndpoint+0x38>)
 8006f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f48:	08006f59 	.word	0x08006f59
 8006f4c:	08006f75 	.word	0x08006f75
 8006f50:	08006f8b 	.word	0x08006f8b
 8006f54:	08006f67 	.word	0x08006f67
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006f58:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006f5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f60:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8006f64:	e012      	b.n	8006f8c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006f66:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006f6a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006f6e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8006f72:	e00b      	b.n	8006f8c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006f74:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006f78:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f7c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8006f80:	e004      	b.n	8006f8c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8006f88:	e000      	b.n	8006f8c <USB_ActivateEndpoint+0x7c>
      break;
 8006f8a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	441a      	add	r2, r3
 8006f96:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006f9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	881b      	ldrh	r3, [r3, #0]
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc4:	b29a      	uxth	r2, r3
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	441a      	add	r2, r3
 8006fdc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8006fe0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fe4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fe8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	7b1b      	ldrb	r3, [r3, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f040 8178 	bne.w	80072ee <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	785b      	ldrb	r3, [r3, #1]
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 8084 	beq.w	8007110 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	61bb      	str	r3, [r7, #24]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007012:	b29b      	uxth	r3, r3
 8007014:	461a      	mov	r2, r3
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	4413      	add	r3, r2
 800701a:	61bb      	str	r3, [r7, #24]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	011a      	lsls	r2, r3, #4
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	88db      	ldrh	r3, [r3, #6]
 8007030:	085b      	lsrs	r3, r3, #1
 8007032:	b29b      	uxth	r3, r3
 8007034:	005b      	lsls	r3, r3, #1
 8007036:	b29a      	uxth	r2, r3
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	4413      	add	r3, r2
 8007046:	881b      	ldrh	r3, [r3, #0]
 8007048:	827b      	strh	r3, [r7, #18]
 800704a:	8a7b      	ldrh	r3, [r7, #18]
 800704c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007050:	2b00      	cmp	r3, #0
 8007052:	d01b      	beq.n	800708c <USB_ActivateEndpoint+0x17c>
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	4413      	add	r3, r2
 800705e:	881b      	ldrh	r3, [r3, #0]
 8007060:	b29b      	uxth	r3, r3
 8007062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800706a:	823b      	strh	r3, [r7, #16]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	441a      	add	r2, r3
 8007076:	8a3b      	ldrh	r3, [r7, #16]
 8007078:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800707c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007080:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007084:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007088:	b29b      	uxth	r3, r3
 800708a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	78db      	ldrb	r3, [r3, #3]
 8007090:	2b01      	cmp	r3, #1
 8007092:	d020      	beq.n	80070d6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	881b      	ldrh	r3, [r3, #0]
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070aa:	81bb      	strh	r3, [r7, #12]
 80070ac:	89bb      	ldrh	r3, [r7, #12]
 80070ae:	f083 0320 	eor.w	r3, r3, #32
 80070b2:	81bb      	strh	r3, [r7, #12]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	781b      	ldrb	r3, [r3, #0]
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	441a      	add	r2, r3
 80070be:	89bb      	ldrh	r3, [r7, #12]
 80070c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	8013      	strh	r3, [r2, #0]
 80070d4:	e2d5      	b.n	8007682 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	881b      	ldrh	r3, [r3, #0]
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070ec:	81fb      	strh	r3, [r7, #14]
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	441a      	add	r2, r3
 80070f8:	89fb      	ldrh	r3, [r7, #14]
 80070fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800710a:	b29b      	uxth	r3, r3
 800710c:	8013      	strh	r3, [r2, #0]
 800710e:	e2b8      	b.n	8007682 <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	633b      	str	r3, [r7, #48]	; 0x30
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800711a:	b29b      	uxth	r3, r3
 800711c:	461a      	mov	r2, r3
 800711e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007120:	4413      	add	r3, r2
 8007122:	633b      	str	r3, [r7, #48]	; 0x30
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	011a      	lsls	r2, r3, #4
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	4413      	add	r3, r2
 800712e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007132:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	88db      	ldrh	r3, [r3, #6]
 8007138:	085b      	lsrs	r3, r3, #1
 800713a:	b29b      	uxth	r3, r3
 800713c:	005b      	lsls	r3, r3, #1
 800713e:	b29a      	uxth	r2, r3
 8007140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007142:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	62bb      	str	r3, [r7, #40]	; 0x28
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800714e:	b29b      	uxth	r3, r3
 8007150:	461a      	mov	r2, r3
 8007152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007154:	4413      	add	r3, r2
 8007156:	62bb      	str	r3, [r7, #40]	; 0x28
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	011a      	lsls	r2, r3, #4
 800715e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007160:	4413      	add	r3, r2
 8007162:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007166:	627b      	str	r3, [r7, #36]	; 0x24
 8007168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	b29b      	uxth	r3, r3
 800716e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007172:	b29a      	uxth	r2, r3
 8007174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007176:	801a      	strh	r2, [r3, #0]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	2b3e      	cmp	r3, #62	; 0x3e
 800717e:	d91d      	bls.n	80071bc <USB_ActivateEndpoint+0x2ac>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	095b      	lsrs	r3, r3, #5
 8007186:	66bb      	str	r3, [r7, #104]	; 0x68
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	f003 031f 	and.w	r3, r3, #31
 8007190:	2b00      	cmp	r3, #0
 8007192:	d102      	bne.n	800719a <USB_ActivateEndpoint+0x28a>
 8007194:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007196:	3b01      	subs	r3, #1
 8007198:	66bb      	str	r3, [r7, #104]	; 0x68
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	881b      	ldrh	r3, [r3, #0]
 800719e:	b29a      	uxth	r2, r3
 80071a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	029b      	lsls	r3, r3, #10
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	4313      	orrs	r3, r2
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071b4:	b29a      	uxth	r2, r3
 80071b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b8:	801a      	strh	r2, [r3, #0]
 80071ba:	e026      	b.n	800720a <USB_ActivateEndpoint+0x2fa>
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10a      	bne.n	80071da <USB_ActivateEndpoint+0x2ca>
 80071c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c6:	881b      	ldrh	r3, [r3, #0]
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071d2:	b29a      	uxth	r2, r3
 80071d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d6:	801a      	strh	r2, [r3, #0]
 80071d8:	e017      	b.n	800720a <USB_ActivateEndpoint+0x2fa>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	085b      	lsrs	r3, r3, #1
 80071e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d002      	beq.n	80071f4 <USB_ActivateEndpoint+0x2e4>
 80071ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071f0:	3301      	adds	r3, #1
 80071f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80071f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f6:	881b      	ldrh	r3, [r3, #0]
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	029b      	lsls	r3, r3, #10
 8007200:	b29b      	uxth	r3, r3
 8007202:	4313      	orrs	r3, r2
 8007204:	b29a      	uxth	r2, r3
 8007206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007208:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	4413      	add	r3, r2
 8007214:	881b      	ldrh	r3, [r3, #0]
 8007216:	847b      	strh	r3, [r7, #34]	; 0x22
 8007218:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800721a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d01b      	beq.n	800725a <USB_ActivateEndpoint+0x34a>
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29b      	uxth	r3, r3
 8007230:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007238:	843b      	strh	r3, [r7, #32]
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	441a      	add	r2, r3
 8007244:	8c3b      	ldrh	r3, [r7, #32]
 8007246:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800724a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800724e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007256:	b29b      	uxth	r3, r3
 8007258:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d124      	bne.n	80072ac <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4413      	add	r3, r2
 800726c:	881b      	ldrh	r3, [r3, #0]
 800726e:	b29b      	uxth	r3, r3
 8007270:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007278:	83bb      	strh	r3, [r7, #28]
 800727a:	8bbb      	ldrh	r3, [r7, #28]
 800727c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007280:	83bb      	strh	r3, [r7, #28]
 8007282:	8bbb      	ldrh	r3, [r7, #28]
 8007284:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007288:	83bb      	strh	r3, [r7, #28]
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	441a      	add	r2, r3
 8007294:	8bbb      	ldrh	r3, [r7, #28]
 8007296:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800729a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800729e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	8013      	strh	r3, [r2, #0]
 80072aa:	e1ea      	b.n	8007682 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	781b      	ldrb	r3, [r3, #0]
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4413      	add	r3, r2
 80072b6:	881b      	ldrh	r3, [r3, #0]
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c2:	83fb      	strh	r3, [r7, #30]
 80072c4:	8bfb      	ldrh	r3, [r7, #30]
 80072c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80072ca:	83fb      	strh	r3, [r7, #30]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	441a      	add	r2, r3
 80072d6:	8bfb      	ldrh	r3, [r7, #30]
 80072d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	8013      	strh	r3, [r2, #0]
 80072ec:	e1c9      	b.n	8007682 <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	78db      	ldrb	r3, [r3, #3]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d11e      	bne.n	8007334 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	4413      	add	r3, r2
 8007300:	881b      	ldrh	r3, [r3, #0]
 8007302:	b29b      	uxth	r3, r3
 8007304:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800730c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	441a      	add	r2, r3
 800731a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800731e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007322:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007326:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800732a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800732e:	b29b      	uxth	r3, r3
 8007330:	8013      	strh	r3, [r2, #0]
 8007332:	e01d      	b.n	8007370 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	881b      	ldrh	r3, [r3, #0]
 8007340:	b29b      	uxth	r3, r3
 8007342:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800734a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	441a      	add	r2, r3
 8007358:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800735c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007360:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007364:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800736c:	b29b      	uxth	r3, r3
 800736e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800737a:	b29b      	uxth	r3, r3
 800737c:	461a      	mov	r2, r3
 800737e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007380:	4413      	add	r3, r2
 8007382:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	011a      	lsls	r2, r3, #4
 800738a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800738c:	4413      	add	r3, r2
 800738e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007392:	65bb      	str	r3, [r7, #88]	; 0x58
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	891b      	ldrh	r3, [r3, #8]
 8007398:	085b      	lsrs	r3, r3, #1
 800739a:	b29b      	uxth	r3, r3
 800739c:	005b      	lsls	r3, r3, #1
 800739e:	b29a      	uxth	r2, r3
 80073a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073a2:	801a      	strh	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	657b      	str	r3, [r7, #84]	; 0x54
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	461a      	mov	r2, r3
 80073b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073b4:	4413      	add	r3, r2
 80073b6:	657b      	str	r3, [r7, #84]	; 0x54
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	011a      	lsls	r2, r3, #4
 80073be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073c0:	4413      	add	r3, r2
 80073c2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80073c6:	653b      	str	r3, [r7, #80]	; 0x50
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	895b      	ldrh	r3, [r3, #10]
 80073cc:	085b      	lsrs	r3, r3, #1
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	005b      	lsls	r3, r3, #1
 80073d2:	b29a      	uxth	r2, r3
 80073d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073d6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	785b      	ldrb	r3, [r3, #1]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f040 8093 	bne.w	8007508 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4413      	add	r3, r2
 80073ec:	881b      	ldrh	r3, [r3, #0]
 80073ee:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80073f2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80073f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d01b      	beq.n	8007436 <USB_ActivateEndpoint+0x526>
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4413      	add	r3, r2
 8007408:	881b      	ldrh	r3, [r3, #0]
 800740a:	b29b      	uxth	r3, r3
 800740c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007414:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	441a      	add	r2, r3
 8007420:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007422:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007426:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800742a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800742e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007432:	b29b      	uxth	r3, r3
 8007434:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007444:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800744a:	2b00      	cmp	r3, #0
 800744c:	d01b      	beq.n	8007486 <USB_ActivateEndpoint+0x576>
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	4413      	add	r3, r2
 8007458:	881b      	ldrh	r3, [r3, #0]
 800745a:	b29b      	uxth	r3, r3
 800745c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007464:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	441a      	add	r2, r3
 8007470:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007472:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007476:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800747a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800747e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007482:	b29b      	uxth	r3, r3
 8007484:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	881b      	ldrh	r3, [r3, #0]
 8007492:	b29b      	uxth	r3, r3
 8007494:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749c:	873b      	strh	r3, [r7, #56]	; 0x38
 800749e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80074a0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80074a4:	873b      	strh	r3, [r7, #56]	; 0x38
 80074a6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80074a8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80074ac:	873b      	strh	r3, [r7, #56]	; 0x38
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	441a      	add	r2, r3
 80074b8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80074ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	881b      	ldrh	r3, [r3, #0]
 80074da:	b29b      	uxth	r3, r3
 80074dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074e4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	441a      	add	r2, r3
 80074f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80074f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007502:	b29b      	uxth	r3, r3
 8007504:	8013      	strh	r3, [r2, #0]
 8007506:	e0bc      	b.n	8007682 <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4413      	add	r3, r2
 8007512:	881b      	ldrh	r3, [r3, #0]
 8007514:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8007518:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800751c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007520:	2b00      	cmp	r3, #0
 8007522:	d01d      	beq.n	8007560 <USB_ActivateEndpoint+0x650>
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4413      	add	r3, r2
 800752e:	881b      	ldrh	r3, [r3, #0]
 8007530:	b29b      	uxth	r3, r3
 8007532:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800753a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	441a      	add	r2, r3
 8007548:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800754c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007550:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007554:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800755c:	b29b      	uxth	r3, r3
 800755e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	4413      	add	r3, r2
 800756a:	881b      	ldrh	r3, [r3, #0]
 800756c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007570:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01d      	beq.n	80075b8 <USB_ActivateEndpoint+0x6a8>
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800758e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007592:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	781b      	ldrb	r3, [r3, #0]
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	441a      	add	r2, r3
 80075a0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80075a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075b0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	78db      	ldrb	r3, [r3, #3]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d024      	beq.n	800760a <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	881b      	ldrh	r3, [r3, #0]
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075d6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80075da:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80075de:	f083 0320 	eor.w	r3, r3, #32
 80075e2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	781b      	ldrb	r3, [r3, #0]
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	441a      	add	r2, r3
 80075f0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80075f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007604:	b29b      	uxth	r3, r3
 8007606:	8013      	strh	r3, [r2, #0]
 8007608:	e01d      	b.n	8007646 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	b29b      	uxth	r3, r3
 8007618:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800761c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007620:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007624:	687a      	ldr	r2, [r7, #4]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	009b      	lsls	r3, r3, #2
 800762c:	441a      	add	r2, r3
 800762e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007632:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007636:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800763a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800763e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007642:	b29b      	uxth	r3, r3
 8007644:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	881b      	ldrh	r3, [r3, #0]
 8007652:	b29b      	uxth	r3, r3
 8007654:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800765c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	441a      	add	r2, r3
 800766a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800766e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007672:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800767a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800767e:	b29b      	uxth	r3, r3
 8007680:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007682:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8007686:	4618      	mov	r0, r3
 8007688:	3774      	adds	r7, #116	; 0x74
 800768a:	46bd      	mov	sp, r7
 800768c:	bc80      	pop	{r7}
 800768e:	4770      	bx	lr

08007690 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007690:	b480      	push	{r7}
 8007692:	b08d      	sub	sp, #52	; 0x34
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	7b1b      	ldrb	r3, [r3, #12]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	f040 808e 	bne.w	80077c0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	785b      	ldrb	r3, [r3, #1]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d044      	beq.n	8007736 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	4413      	add	r3, r2
 80076b6:	881b      	ldrh	r3, [r3, #0]
 80076b8:	81bb      	strh	r3, [r7, #12]
 80076ba:	89bb      	ldrh	r3, [r7, #12]
 80076bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d01b      	beq.n	80076fc <USB_DeactivateEndpoint+0x6c>
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4413      	add	r3, r2
 80076ce:	881b      	ldrh	r3, [r3, #0]
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076da:	817b      	strh	r3, [r7, #10]
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	441a      	add	r2, r3
 80076e6:	897b      	ldrh	r3, [r7, #10]
 80076e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076f4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	881b      	ldrh	r3, [r3, #0]
 8007708:	b29b      	uxth	r3, r3
 800770a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800770e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007712:	813b      	strh	r3, [r7, #8]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	441a      	add	r2, r3
 800771e:	893b      	ldrh	r3, [r7, #8]
 8007720:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007724:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007728:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800772c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007730:	b29b      	uxth	r3, r3
 8007732:	8013      	strh	r3, [r2, #0]
 8007734:	e192      	b.n	8007a5c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	4413      	add	r3, r2
 8007740:	881b      	ldrh	r3, [r3, #0]
 8007742:	827b      	strh	r3, [r7, #18]
 8007744:	8a7b      	ldrh	r3, [r7, #18]
 8007746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d01b      	beq.n	8007786 <USB_DeactivateEndpoint+0xf6>
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	4413      	add	r3, r2
 8007758:	881b      	ldrh	r3, [r3, #0]
 800775a:	b29b      	uxth	r3, r3
 800775c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007764:	823b      	strh	r3, [r7, #16]
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	009b      	lsls	r3, r3, #2
 800776e:	441a      	add	r2, r3
 8007770:	8a3b      	ldrh	r3, [r7, #16]
 8007772:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007776:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800777a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800777e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007782:	b29b      	uxth	r3, r3
 8007784:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	4413      	add	r3, r2
 8007790:	881b      	ldrh	r3, [r3, #0]
 8007792:	b29b      	uxth	r3, r3
 8007794:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800779c:	81fb      	strh	r3, [r7, #14]
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	441a      	add	r2, r3
 80077a8:	89fb      	ldrh	r3, [r7, #14]
 80077aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	8013      	strh	r3, [r2, #0]
 80077be:	e14d      	b.n	8007a5c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	785b      	ldrb	r3, [r3, #1]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f040 80a5 	bne.w	8007914 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4413      	add	r3, r2
 80077d4:	881b      	ldrh	r3, [r3, #0]
 80077d6:	843b      	strh	r3, [r7, #32]
 80077d8:	8c3b      	ldrh	r3, [r7, #32]
 80077da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d01b      	beq.n	800781a <USB_DeactivateEndpoint+0x18a>
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4413      	add	r3, r2
 80077ec:	881b      	ldrh	r3, [r3, #0]
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077f8:	83fb      	strh	r3, [r7, #30]
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	441a      	add	r2, r3
 8007804:	8bfb      	ldrh	r3, [r7, #30]
 8007806:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800780a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800780e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007816:	b29b      	uxth	r3, r3
 8007818:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	4413      	add	r3, r2
 8007824:	881b      	ldrh	r3, [r3, #0]
 8007826:	83bb      	strh	r3, [r7, #28]
 8007828:	8bbb      	ldrh	r3, [r7, #28]
 800782a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800782e:	2b00      	cmp	r3, #0
 8007830:	d01b      	beq.n	800786a <USB_DeactivateEndpoint+0x1da>
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	881b      	ldrh	r3, [r3, #0]
 800783e:	b29b      	uxth	r3, r3
 8007840:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007848:	837b      	strh	r3, [r7, #26]
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	441a      	add	r2, r3
 8007854:	8b7b      	ldrh	r3, [r7, #26]
 8007856:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800785a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800785e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007862:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007866:	b29b      	uxth	r3, r3
 8007868:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	4413      	add	r3, r2
 8007874:	881b      	ldrh	r3, [r3, #0]
 8007876:	b29b      	uxth	r3, r3
 8007878:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800787c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007880:	833b      	strh	r3, [r7, #24]
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	441a      	add	r2, r3
 800788c:	8b3b      	ldrh	r3, [r7, #24]
 800788e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007892:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007896:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800789a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800789e:	b29b      	uxth	r3, r3
 80078a0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4413      	add	r3, r2
 80078ac:	881b      	ldrh	r3, [r3, #0]
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078b8:	82fb      	strh	r3, [r7, #22]
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	441a      	add	r2, r3
 80078c4:	8afb      	ldrh	r3, [r7, #22]
 80078c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	881b      	ldrh	r3, [r3, #0]
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078f0:	82bb      	strh	r3, [r7, #20]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	441a      	add	r2, r3
 80078fc:	8abb      	ldrh	r3, [r7, #20]
 80078fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007902:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800790a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800790e:	b29b      	uxth	r3, r3
 8007910:	8013      	strh	r3, [r2, #0]
 8007912:	e0a3      	b.n	8007a5c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	881b      	ldrh	r3, [r3, #0]
 8007920:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007922:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007924:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d01b      	beq.n	8007964 <USB_DeactivateEndpoint+0x2d4>
 800792c:	687a      	ldr	r2, [r7, #4]
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	4413      	add	r3, r2
 8007936:	881b      	ldrh	r3, [r3, #0]
 8007938:	b29b      	uxth	r3, r3
 800793a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800793e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007942:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	441a      	add	r2, r3
 800794e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007950:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007954:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007958:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800795c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007960:	b29b      	uxth	r3, r3
 8007962:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	4413      	add	r3, r2
 800796e:	881b      	ldrh	r3, [r3, #0]
 8007970:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007972:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007978:	2b00      	cmp	r3, #0
 800797a:	d01b      	beq.n	80079b4 <USB_DeactivateEndpoint+0x324>
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	4413      	add	r3, r2
 8007986:	881b      	ldrh	r3, [r3, #0]
 8007988:	b29b      	uxth	r3, r3
 800798a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800798e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007992:	853b      	strh	r3, [r7, #40]	; 0x28
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	441a      	add	r2, r3
 800799e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80079a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4413      	add	r3, r2
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ca:	84fb      	strh	r3, [r7, #38]	; 0x26
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	441a      	add	r2, r3
 80079d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80079d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80079e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	881b      	ldrh	r3, [r3, #0]
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a02:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	441a      	add	r2, r3
 8007a0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	009b      	lsls	r3, r3, #2
 8007a2c:	4413      	add	r3, r2
 8007a2e:	881b      	ldrh	r3, [r3, #0]
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a3a:	847b      	strh	r3, [r7, #34]	; 0x22
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	441a      	add	r2, r3
 8007a46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007a48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3734      	adds	r7, #52	; 0x34
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bc80      	pop	{r7}
 8007a66:	4770      	bx	lr

08007a68 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b0c2      	sub	sp, #264	; 0x108
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a76:	6018      	str	r0, [r3, #0]
 8007a78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a80:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	785b      	ldrb	r3, [r3, #1]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	f040 86b7 	bne.w	8008802 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007a94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	699a      	ldr	r2, [r3, #24]
 8007aa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007aa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d908      	bls.n	8007ac2 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007ab0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ab4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	691b      	ldr	r3, [r3, #16]
 8007abc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007ac0:	e007      	b.n	8007ad2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007ac2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ac6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007ad2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ad6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	7b1b      	ldrb	r3, [r3, #12]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d13a      	bne.n	8007b58 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007ae2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ae6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6959      	ldr	r1, [r3, #20]
 8007aee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007af2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	88da      	ldrh	r2, [r3, #6]
 8007afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007b04:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007b08:	6800      	ldr	r0, [r0, #0]
 8007b0a:	f001 fc9c 	bl	8009446 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007b0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	613b      	str	r3, [r7, #16]
 8007b1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	4413      	add	r3, r2
 8007b30:	613b      	str	r3, [r7, #16]
 8007b32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	011a      	lsls	r2, r3, #4
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	4413      	add	r3, r2
 8007b44:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007b48:	60fb      	str	r3, [r7, #12]
 8007b4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	801a      	strh	r2, [r3, #0]
 8007b54:	f000 be1f 	b.w	8008796 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007b58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	78db      	ldrb	r3, [r3, #3]
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	f040 8462 	bne.w	800842e <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007b6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	6a1a      	ldr	r2, [r3, #32]
 8007b76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	f240 83df 	bls.w	8008346 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007b88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b8c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	881b      	ldrh	r3, [r3, #0]
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bae:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8007bb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007bb6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007bc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	441a      	add	r2, r3
 8007bcc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007bd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bd8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007be4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007be8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	6a1a      	ldr	r2, [r3, #32]
 8007bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007bf4:	1ad2      	subs	r2, r2, r3
 8007bf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007bfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007c02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c06:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4413      	add	r3, r2
 8007c1c:	881b      	ldrh	r3, [r3, #0]
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 81c7 	beq.w	8007fb8 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c2e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	633b      	str	r3, [r7, #48]	; 0x30
 8007c36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	785b      	ldrb	r3, [r3, #1]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d177      	bne.n	8007d36 <USB_EPStartXfer+0x2ce>
 8007c46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c4a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	461a      	mov	r2, r3
 8007c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c66:	4413      	add	r3, r2
 8007c68:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	011a      	lsls	r2, r3, #4
 8007c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c80:	627b      	str	r3, [r7, #36]	; 0x24
 8007c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c84:	881b      	ldrh	r3, [r3, #0]
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c8c:	b29a      	uxth	r2, r3
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c90:	801a      	strh	r2, [r3, #0]
 8007c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c96:	2b3e      	cmp	r3, #62	; 0x3e
 8007c98:	d921      	bls.n	8007cde <USB_EPStartXfer+0x276>
 8007c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c9e:	095b      	lsrs	r3, r3, #5
 8007ca0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ca8:	f003 031f 	and.w	r3, r3, #31
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d104      	bne.n	8007cba <USB_EPStartXfer+0x252>
 8007cb0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007cb4:	3b01      	subs	r3, #1
 8007cb6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	881b      	ldrh	r3, [r3, #0]
 8007cbe:	b29a      	uxth	r2, r3
 8007cc0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	029b      	lsls	r3, r3, #10
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cda:	801a      	strh	r2, [r3, #0]
 8007cdc:	e050      	b.n	8007d80 <USB_EPStartXfer+0x318>
 8007cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10a      	bne.n	8007cfc <USB_EPStartXfer+0x294>
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce8:	881b      	ldrh	r3, [r3, #0]
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cf4:	b29a      	uxth	r2, r3
 8007cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf8:	801a      	strh	r2, [r3, #0]
 8007cfa:	e041      	b.n	8007d80 <USB_EPStartXfer+0x318>
 8007cfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d00:	085b      	lsrs	r3, r3, #1
 8007d02:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007d06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d0a:	f003 0301 	and.w	r3, r3, #1
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d004      	beq.n	8007d1c <USB_EPStartXfer+0x2b4>
 8007d12:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007d16:	3301      	adds	r3, #1
 8007d18:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1e:	881b      	ldrh	r3, [r3, #0]
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	029b      	lsls	r3, r3, #10
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	801a      	strh	r2, [r3, #0]
 8007d34:	e024      	b.n	8007d80 <USB_EPStartXfer+0x318>
 8007d36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	785b      	ldrb	r3, [r3, #1]
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d11c      	bne.n	8007d80 <USB_EPStartXfer+0x318>
 8007d46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d4a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	461a      	mov	r2, r3
 8007d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5a:	4413      	add	r3, r2
 8007d5c:	633b      	str	r3, [r7, #48]	; 0x30
 8007d5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	011a      	lsls	r2, r3, #4
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d6e:	4413      	add	r3, r2
 8007d70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d7e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007d80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	895b      	ldrh	r3, [r3, #10]
 8007d8c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	6959      	ldr	r1, [r3, #20]
 8007d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007da6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007daa:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007dae:	6800      	ldr	r0, [r0, #0]
 8007db0:	f001 fb49 	bl	8009446 <USB_WritePMA>
            ep->xfer_buff += len;
 8007db4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007db8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	695a      	ldr	r2, [r3, #20]
 8007dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007dc4:	441a      	add	r2, r3
 8007dc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007dd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	6a1a      	ldr	r2, [r3, #32]
 8007dde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007de2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d90f      	bls.n	8007e0e <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8007dee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007df2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6a1a      	ldr	r2, [r3, #32]
 8007dfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007dfe:	1ad2      	subs	r2, r2, r3
 8007e00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	621a      	str	r2, [r3, #32]
 8007e0c:	e00e      	b.n	8007e2c <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8007e0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	6a1b      	ldr	r3, [r3, #32]
 8007e1a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8007e1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007e2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	785b      	ldrb	r3, [r3, #1]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d177      	bne.n	8007f2c <USB_EPStartXfer+0x4c4>
 8007e3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	61bb      	str	r3, [r7, #24]
 8007e48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	461a      	mov	r2, r3
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	4413      	add	r3, r2
 8007e5e:	61bb      	str	r3, [r7, #24]
 8007e60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	011a      	lsls	r2, r3, #4
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	4413      	add	r3, r2
 8007e72:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007e76:	617b      	str	r3, [r7, #20]
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	881b      	ldrh	r3, [r3, #0]
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	801a      	strh	r2, [r3, #0]
 8007e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e8c:	2b3e      	cmp	r3, #62	; 0x3e
 8007e8e:	d921      	bls.n	8007ed4 <USB_EPStartXfer+0x46c>
 8007e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e94:	095b      	lsrs	r3, r3, #5
 8007e96:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e9e:	f003 031f 	and.w	r3, r3, #31
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d104      	bne.n	8007eb0 <USB_EPStartXfer+0x448>
 8007ea6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	881b      	ldrh	r3, [r3, #0]
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	029b      	lsls	r3, r3, #10
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ec8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ecc:	b29a      	uxth	r2, r3
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	801a      	strh	r2, [r3, #0]
 8007ed2:	e056      	b.n	8007f82 <USB_EPStartXfer+0x51a>
 8007ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d10a      	bne.n	8007ef2 <USB_EPStartXfer+0x48a>
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	881b      	ldrh	r3, [r3, #0]
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ee6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	801a      	strh	r2, [r3, #0]
 8007ef0:	e047      	b.n	8007f82 <USB_EPStartXfer+0x51a>
 8007ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ef6:	085b      	lsrs	r3, r3, #1
 8007ef8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f00:	f003 0301 	and.w	r3, r3, #1
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <USB_EPStartXfer+0x4aa>
 8007f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	881b      	ldrh	r3, [r3, #0]
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	029b      	lsls	r3, r3, #10
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	4313      	orrs	r3, r2
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	801a      	strh	r2, [r3, #0]
 8007f2a:	e02a      	b.n	8007f82 <USB_EPStartXfer+0x51a>
 8007f2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	785b      	ldrb	r3, [r3, #1]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d122      	bne.n	8007f82 <USB_EPStartXfer+0x51a>
 8007f3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	623b      	str	r3, [r7, #32]
 8007f48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	461a      	mov	r2, r3
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	623b      	str	r3, [r7, #32]
 8007f60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	011a      	lsls	r2, r3, #4
 8007f6e:	6a3b      	ldr	r3, [r7, #32]
 8007f70:	4413      	add	r3, r2
 8007f72:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f76:	61fb      	str	r3, [r7, #28]
 8007f78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007f82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	891b      	ldrh	r3, [r3, #8]
 8007f8e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6959      	ldr	r1, [r3, #20]
 8007f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007fa8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007fac:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007fb0:	6800      	ldr	r0, [r0, #0]
 8007fb2:	f001 fa48 	bl	8009446 <USB_WritePMA>
 8007fb6:	e3ee      	b.n	8008796 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007fb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fbc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	785b      	ldrb	r3, [r3, #1]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d177      	bne.n	80080b8 <USB_EPStartXfer+0x650>
 8007fc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fd8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fe8:	4413      	add	r3, r2
 8007fea:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ff0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	011a      	lsls	r2, r3, #4
 8007ffa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008002:	647b      	str	r3, [r7, #68]	; 0x44
 8008004:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800800e:	b29a      	uxth	r2, r3
 8008010:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008012:	801a      	strh	r2, [r3, #0]
 8008014:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008018:	2b3e      	cmp	r3, #62	; 0x3e
 800801a:	d921      	bls.n	8008060 <USB_EPStartXfer+0x5f8>
 800801c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008020:	095b      	lsrs	r3, r3, #5
 8008022:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008026:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800802a:	f003 031f 	and.w	r3, r3, #31
 800802e:	2b00      	cmp	r3, #0
 8008030:	d104      	bne.n	800803c <USB_EPStartXfer+0x5d4>
 8008032:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008036:	3b01      	subs	r3, #1
 8008038:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800803c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b29a      	uxth	r2, r3
 8008042:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008046:	b29b      	uxth	r3, r3
 8008048:	029b      	lsls	r3, r3, #10
 800804a:	b29b      	uxth	r3, r3
 800804c:	4313      	orrs	r3, r2
 800804e:	b29b      	uxth	r3, r3
 8008050:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008054:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008058:	b29a      	uxth	r2, r3
 800805a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800805c:	801a      	strh	r2, [r3, #0]
 800805e:	e056      	b.n	800810e <USB_EPStartXfer+0x6a6>
 8008060:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10a      	bne.n	800807e <USB_EPStartXfer+0x616>
 8008068:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800806a:	881b      	ldrh	r3, [r3, #0]
 800806c:	b29b      	uxth	r3, r3
 800806e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008072:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008076:	b29a      	uxth	r2, r3
 8008078:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800807a:	801a      	strh	r2, [r3, #0]
 800807c:	e047      	b.n	800810e <USB_EPStartXfer+0x6a6>
 800807e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008082:	085b      	lsrs	r3, r3, #1
 8008084:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008088:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800808c:	f003 0301 	and.w	r3, r3, #1
 8008090:	2b00      	cmp	r3, #0
 8008092:	d004      	beq.n	800809e <USB_EPStartXfer+0x636>
 8008094:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008098:	3301      	adds	r3, #1
 800809a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800809e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080a0:	881b      	ldrh	r3, [r3, #0]
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	029b      	lsls	r3, r3, #10
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	4313      	orrs	r3, r2
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080b4:	801a      	strh	r2, [r3, #0]
 80080b6:	e02a      	b.n	800810e <USB_EPStartXfer+0x6a6>
 80080b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	785b      	ldrb	r3, [r3, #1]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d122      	bne.n	800810e <USB_EPStartXfer+0x6a6>
 80080c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	653b      	str	r3, [r7, #80]	; 0x50
 80080d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	461a      	mov	r2, r3
 80080e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080e8:	4413      	add	r3, r2
 80080ea:	653b      	str	r3, [r7, #80]	; 0x50
 80080ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80080f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	011a      	lsls	r2, r3, #4
 80080fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080fc:	4413      	add	r3, r2
 80080fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008104:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008108:	b29a      	uxth	r2, r3
 800810a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800810c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800810e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008112:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	891b      	ldrh	r3, [r3, #8]
 800811a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800811e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008122:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	6959      	ldr	r1, [r3, #20]
 800812a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800812e:	b29b      	uxth	r3, r3
 8008130:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008134:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008138:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800813c:	6800      	ldr	r0, [r0, #0]
 800813e:	f001 f982 	bl	8009446 <USB_WritePMA>
            ep->xfer_buff += len;
 8008142:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008146:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	695a      	ldr	r2, [r3, #20]
 800814e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008152:	441a      	add	r2, r3
 8008154:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008158:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008160:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008164:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	6a1a      	ldr	r2, [r3, #32]
 800816c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	429a      	cmp	r2, r3
 800817a:	d90f      	bls.n	800819c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800817c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008180:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	6a1a      	ldr	r2, [r3, #32]
 8008188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800818c:	1ad2      	subs	r2, r2, r3
 800818e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008192:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	621a      	str	r2, [r3, #32]
 800819a:	e00e      	b.n	80081ba <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800819c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	6a1b      	ldr	r3, [r3, #32]
 80081a8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80081ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2200      	movs	r2, #0
 80081b8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80081ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	643b      	str	r3, [r7, #64]	; 0x40
 80081c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	785b      	ldrb	r3, [r3, #1]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d177      	bne.n	80082c6 <USB_EPStartXfer+0x85e>
 80081d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80081e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	461a      	mov	r2, r3
 80081f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f6:	4413      	add	r3, r2
 80081f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80081fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	011a      	lsls	r2, r3, #4
 8008208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800820a:	4413      	add	r3, r2
 800820c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008210:	637b      	str	r3, [r7, #52]	; 0x34
 8008212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008214:	881b      	ldrh	r3, [r3, #0]
 8008216:	b29b      	uxth	r3, r3
 8008218:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800821c:	b29a      	uxth	r2, r3
 800821e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008220:	801a      	strh	r2, [r3, #0]
 8008222:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008226:	2b3e      	cmp	r3, #62	; 0x3e
 8008228:	d921      	bls.n	800826e <USB_EPStartXfer+0x806>
 800822a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800822e:	095b      	lsrs	r3, r3, #5
 8008230:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008234:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008238:	f003 031f 	and.w	r3, r3, #31
 800823c:	2b00      	cmp	r3, #0
 800823e:	d104      	bne.n	800824a <USB_EPStartXfer+0x7e2>
 8008240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008244:	3b01      	subs	r3, #1
 8008246:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800824a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800824c:	881b      	ldrh	r3, [r3, #0]
 800824e:	b29a      	uxth	r2, r3
 8008250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008254:	b29b      	uxth	r3, r3
 8008256:	029b      	lsls	r3, r3, #10
 8008258:	b29b      	uxth	r3, r3
 800825a:	4313      	orrs	r3, r2
 800825c:	b29b      	uxth	r3, r3
 800825e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008262:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008266:	b29a      	uxth	r2, r3
 8008268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800826a:	801a      	strh	r2, [r3, #0]
 800826c:	e050      	b.n	8008310 <USB_EPStartXfer+0x8a8>
 800826e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008272:	2b00      	cmp	r3, #0
 8008274:	d10a      	bne.n	800828c <USB_EPStartXfer+0x824>
 8008276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008278:	881b      	ldrh	r3, [r3, #0]
 800827a:	b29b      	uxth	r3, r3
 800827c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008280:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008284:	b29a      	uxth	r2, r3
 8008286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008288:	801a      	strh	r2, [r3, #0]
 800828a:	e041      	b.n	8008310 <USB_EPStartXfer+0x8a8>
 800828c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008290:	085b      	lsrs	r3, r3, #1
 8008292:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008296:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800829a:	f003 0301 	and.w	r3, r3, #1
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d004      	beq.n	80082ac <USB_EPStartXfer+0x844>
 80082a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082a6:	3301      	adds	r3, #1
 80082a8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80082ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ae:	881b      	ldrh	r3, [r3, #0]
 80082b0:	b29a      	uxth	r2, r3
 80082b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	029b      	lsls	r3, r3, #10
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	4313      	orrs	r3, r2
 80082be:	b29a      	uxth	r2, r3
 80082c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082c2:	801a      	strh	r2, [r3, #0]
 80082c4:	e024      	b.n	8008310 <USB_EPStartXfer+0x8a8>
 80082c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	785b      	ldrb	r3, [r3, #1]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d11c      	bne.n	8008310 <USB_EPStartXfer+0x8a8>
 80082d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	461a      	mov	r2, r3
 80082e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082ea:	4413      	add	r3, r2
 80082ec:	643b      	str	r3, [r7, #64]	; 0x40
 80082ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	011a      	lsls	r2, r3, #4
 80082fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082fe:	4413      	add	r3, r2
 8008300:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008304:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008306:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800830a:	b29a      	uxth	r2, r3
 800830c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800830e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008310:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008314:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	895b      	ldrh	r3, [r3, #10]
 800831c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008320:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	6959      	ldr	r1, [r3, #20]
 800832c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008330:	b29b      	uxth	r3, r3
 8008332:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008336:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800833a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800833e:	6800      	ldr	r0, [r0, #0]
 8008340:	f001 f881 	bl	8009446 <USB_WritePMA>
 8008344:	e227      	b.n	8008796 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008346:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800834a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800835a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008364:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	4413      	add	r3, r2
 8008370:	881b      	ldrh	r3, [r3, #0]
 8008372:	b29b      	uxth	r3, r3
 8008374:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800837c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008380:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008384:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800838e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	441a      	add	r2, r3
 800839a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800839e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80083b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	461a      	mov	r2, r3
 80083d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083d2:	4413      	add	r3, r2
 80083d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	011a      	lsls	r2, r3, #4
 80083e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083e6:	4413      	add	r3, r2
 80083e8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80083ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80083f2:	b29a      	uxth	r2, r3
 80083f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80083f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	891b      	ldrh	r3, [r3, #8]
 8008404:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008408:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800840c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6959      	ldr	r1, [r3, #20]
 8008414:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008418:	b29b      	uxth	r3, r3
 800841a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800841e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008422:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008426:	6800      	ldr	r0, [r0, #0]
 8008428:	f001 f80d 	bl	8009446 <USB_WritePMA>
 800842c:	e1b3      	b.n	8008796 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800842e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008432:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6a1a      	ldr	r2, [r3, #32]
 800843a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800843e:	1ad2      	subs	r2, r2, r3
 8008440:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008444:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800844c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008450:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800845a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4413      	add	r3, r2
 8008466:	881b      	ldrh	r3, [r3, #0]
 8008468:	b29b      	uxth	r3, r3
 800846a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800846e:	2b00      	cmp	r3, #0
 8008470:	f000 80c6 	beq.w	8008600 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008474:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008478:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	673b      	str	r3, [r7, #112]	; 0x70
 8008480:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008484:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	785b      	ldrb	r3, [r3, #1]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d177      	bne.n	8008580 <USB_EPStartXfer+0xb18>
 8008490:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008494:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	66bb      	str	r3, [r7, #104]	; 0x68
 800849c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	461a      	mov	r2, r3
 80084ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084b0:	4413      	add	r3, r2
 80084b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80084b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	781b      	ldrb	r3, [r3, #0]
 80084c0:	011a      	lsls	r2, r3, #4
 80084c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084c4:	4413      	add	r3, r2
 80084c6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80084ca:	667b      	str	r3, [r7, #100]	; 0x64
 80084cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084ce:	881b      	ldrh	r3, [r3, #0]
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084da:	801a      	strh	r2, [r3, #0]
 80084dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084e0:	2b3e      	cmp	r3, #62	; 0x3e
 80084e2:	d921      	bls.n	8008528 <USB_EPStartXfer+0xac0>
 80084e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084e8:	095b      	lsrs	r3, r3, #5
 80084ea:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80084ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084f2:	f003 031f 	and.w	r3, r3, #31
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d104      	bne.n	8008504 <USB_EPStartXfer+0xa9c>
 80084fa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80084fe:	3b01      	subs	r3, #1
 8008500:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008504:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008506:	881b      	ldrh	r3, [r3, #0]
 8008508:	b29a      	uxth	r2, r3
 800850a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800850e:	b29b      	uxth	r3, r3
 8008510:	029b      	lsls	r3, r3, #10
 8008512:	b29b      	uxth	r3, r3
 8008514:	4313      	orrs	r3, r2
 8008516:	b29b      	uxth	r3, r3
 8008518:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800851c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008520:	b29a      	uxth	r2, r3
 8008522:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008524:	801a      	strh	r2, [r3, #0]
 8008526:	e050      	b.n	80085ca <USB_EPStartXfer+0xb62>
 8008528:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10a      	bne.n	8008546 <USB_EPStartXfer+0xade>
 8008530:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008532:	881b      	ldrh	r3, [r3, #0]
 8008534:	b29b      	uxth	r3, r3
 8008536:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800853a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800853e:	b29a      	uxth	r2, r3
 8008540:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008542:	801a      	strh	r2, [r3, #0]
 8008544:	e041      	b.n	80085ca <USB_EPStartXfer+0xb62>
 8008546:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800854a:	085b      	lsrs	r3, r3, #1
 800854c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008554:	f003 0301 	and.w	r3, r3, #1
 8008558:	2b00      	cmp	r3, #0
 800855a:	d004      	beq.n	8008566 <USB_EPStartXfer+0xafe>
 800855c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008560:	3301      	adds	r3, #1
 8008562:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008566:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	b29a      	uxth	r2, r3
 800856c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008570:	b29b      	uxth	r3, r3
 8008572:	029b      	lsls	r3, r3, #10
 8008574:	b29b      	uxth	r3, r3
 8008576:	4313      	orrs	r3, r2
 8008578:	b29a      	uxth	r2, r3
 800857a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800857c:	801a      	strh	r2, [r3, #0]
 800857e:	e024      	b.n	80085ca <USB_EPStartXfer+0xb62>
 8008580:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008584:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	785b      	ldrb	r3, [r3, #1]
 800858c:	2b01      	cmp	r3, #1
 800858e:	d11c      	bne.n	80085ca <USB_EPStartXfer+0xb62>
 8008590:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008594:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800859e:	b29b      	uxth	r3, r3
 80085a0:	461a      	mov	r2, r3
 80085a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80085a4:	4413      	add	r3, r2
 80085a6:	673b      	str	r3, [r7, #112]	; 0x70
 80085a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	011a      	lsls	r2, r3, #4
 80085b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80085b8:	4413      	add	r3, r2
 80085ba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80085be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80085c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085c4:	b29a      	uxth	r2, r3
 80085c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085c8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80085ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	895b      	ldrh	r3, [r3, #10]
 80085d6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6959      	ldr	r1, [r3, #20]
 80085e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80085f0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80085f4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80085f8:	6800      	ldr	r0, [r0, #0]
 80085fa:	f000 ff24 	bl	8009446 <USB_WritePMA>
 80085fe:	e0ca      	b.n	8008796 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008600:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008604:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	785b      	ldrb	r3, [r3, #1]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d177      	bne.n	8008700 <USB_EPStartXfer+0xc98>
 8008610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008614:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800861c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008620:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800862a:	b29b      	uxth	r3, r3
 800862c:	461a      	mov	r2, r3
 800862e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008630:	4413      	add	r3, r2
 8008632:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008634:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008638:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	781b      	ldrb	r3, [r3, #0]
 8008640:	011a      	lsls	r2, r3, #4
 8008642:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008644:	4413      	add	r3, r2
 8008646:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800864a:	67bb      	str	r3, [r7, #120]	; 0x78
 800864c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800864e:	881b      	ldrh	r3, [r3, #0]
 8008650:	b29b      	uxth	r3, r3
 8008652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008656:	b29a      	uxth	r2, r3
 8008658:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800865a:	801a      	strh	r2, [r3, #0]
 800865c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008660:	2b3e      	cmp	r3, #62	; 0x3e
 8008662:	d921      	bls.n	80086a8 <USB_EPStartXfer+0xc40>
 8008664:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008668:	095b      	lsrs	r3, r3, #5
 800866a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800866e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008672:	f003 031f 	and.w	r3, r3, #31
 8008676:	2b00      	cmp	r3, #0
 8008678:	d104      	bne.n	8008684 <USB_EPStartXfer+0xc1c>
 800867a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800867e:	3b01      	subs	r3, #1
 8008680:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008684:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008686:	881b      	ldrh	r3, [r3, #0]
 8008688:	b29a      	uxth	r2, r3
 800868a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800868e:	b29b      	uxth	r3, r3
 8008690:	029b      	lsls	r3, r3, #10
 8008692:	b29b      	uxth	r3, r3
 8008694:	4313      	orrs	r3, r2
 8008696:	b29b      	uxth	r3, r3
 8008698:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800869c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086a4:	801a      	strh	r2, [r3, #0]
 80086a6:	e05c      	b.n	8008762 <USB_EPStartXfer+0xcfa>
 80086a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d10a      	bne.n	80086c6 <USB_EPStartXfer+0xc5e>
 80086b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086b2:	881b      	ldrh	r3, [r3, #0]
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086be:	b29a      	uxth	r2, r3
 80086c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086c2:	801a      	strh	r2, [r3, #0]
 80086c4:	e04d      	b.n	8008762 <USB_EPStartXfer+0xcfa>
 80086c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086ca:	085b      	lsrs	r3, r3, #1
 80086cc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80086d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086d4:	f003 0301 	and.w	r3, r3, #1
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d004      	beq.n	80086e6 <USB_EPStartXfer+0xc7e>
 80086dc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80086e0:	3301      	adds	r3, #1
 80086e2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80086e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086e8:	881b      	ldrh	r3, [r3, #0]
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	029b      	lsls	r3, r3, #10
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	4313      	orrs	r3, r2
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086fc:	801a      	strh	r2, [r3, #0]
 80086fe:	e030      	b.n	8008762 <USB_EPStartXfer+0xcfa>
 8008700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	785b      	ldrb	r3, [r3, #1]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d128      	bne.n	8008762 <USB_EPStartXfer+0xcfa>
 8008710:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008714:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800871e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008722:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800872c:	b29b      	uxth	r3, r3
 800872e:	461a      	mov	r2, r3
 8008730:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008734:	4413      	add	r3, r2
 8008736:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800873a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800873e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	011a      	lsls	r2, r3, #4
 8008748:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800874c:	4413      	add	r3, r2
 800874e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008752:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008756:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800875a:	b29a      	uxth	r2, r3
 800875c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008760:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008762:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008766:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	891b      	ldrh	r3, [r3, #8]
 800876e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008772:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008776:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	6959      	ldr	r1, [r3, #20]
 800877e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008782:	b29b      	uxth	r3, r3
 8008784:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008788:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800878c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008790:	6800      	ldr	r0, [r0, #0]
 8008792:	f000 fe58 	bl	8009446 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008796:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800879a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	881b      	ldrh	r3, [r3, #0]
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087bc:	817b      	strh	r3, [r7, #10]
 80087be:	897b      	ldrh	r3, [r7, #10]
 80087c0:	f083 0310 	eor.w	r3, r3, #16
 80087c4:	817b      	strh	r3, [r7, #10]
 80087c6:	897b      	ldrh	r3, [r7, #10]
 80087c8:	f083 0320 	eor.w	r3, r3, #32
 80087cc:	817b      	strh	r3, [r7, #10]
 80087ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	441a      	add	r2, r3
 80087e8:	897b      	ldrh	r3, [r7, #10]
 80087ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	8013      	strh	r3, [r2, #0]
 80087fe:	f000 bcde 	b.w	80091be <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008802:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008806:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	7b1b      	ldrb	r3, [r3, #12]
 800880e:	2b00      	cmp	r3, #0
 8008810:	f040 80bb 	bne.w	800898a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008814:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008818:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	699a      	ldr	r2, [r3, #24]
 8008820:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008824:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	691b      	ldr	r3, [r3, #16]
 800882c:	429a      	cmp	r2, r3
 800882e:	d917      	bls.n	8008860 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008830:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008834:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8008840:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008844:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	699a      	ldr	r2, [r3, #24]
 800884c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008850:	1ad2      	subs	r2, r2, r3
 8008852:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008856:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	619a      	str	r2, [r3, #24]
 800885e:	e00e      	b.n	800887e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008860:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008864:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8008870:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008874:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2200      	movs	r2, #0
 800887c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800887e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008882:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800888c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008890:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800889a:	b29b      	uxth	r3, r3
 800889c:	461a      	mov	r2, r3
 800889e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088a2:	4413      	add	r3, r2
 80088a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80088a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	011a      	lsls	r2, r3, #4
 80088b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088ba:	4413      	add	r3, r2
 80088bc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80088c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80088c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80088c8:	881b      	ldrh	r3, [r3, #0]
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80088d6:	801a      	strh	r2, [r3, #0]
 80088d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088dc:	2b3e      	cmp	r3, #62	; 0x3e
 80088de:	d924      	bls.n	800892a <USB_EPStartXfer+0xec2>
 80088e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088e4:	095b      	lsrs	r3, r3, #5
 80088e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80088ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088ee:	f003 031f 	and.w	r3, r3, #31
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d104      	bne.n	8008900 <USB_EPStartXfer+0xe98>
 80088f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80088fa:	3b01      	subs	r3, #1
 80088fc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008900:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008904:	881b      	ldrh	r3, [r3, #0]
 8008906:	b29a      	uxth	r2, r3
 8008908:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800890c:	b29b      	uxth	r3, r3
 800890e:	029b      	lsls	r3, r3, #10
 8008910:	b29b      	uxth	r3, r3
 8008912:	4313      	orrs	r3, r2
 8008914:	b29b      	uxth	r3, r3
 8008916:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800891a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800891e:	b29a      	uxth	r2, r3
 8008920:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008924:	801a      	strh	r2, [r3, #0]
 8008926:	f000 bc10 	b.w	800914a <USB_EPStartXfer+0x16e2>
 800892a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10c      	bne.n	800894c <USB_EPStartXfer+0xee4>
 8008932:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	b29b      	uxth	r3, r3
 800893a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800893e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008942:	b29a      	uxth	r2, r3
 8008944:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008948:	801a      	strh	r2, [r3, #0]
 800894a:	e3fe      	b.n	800914a <USB_EPStartXfer+0x16e2>
 800894c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008950:	085b      	lsrs	r3, r3, #1
 8008952:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008956:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800895a:	f003 0301 	and.w	r3, r3, #1
 800895e:	2b00      	cmp	r3, #0
 8008960:	d004      	beq.n	800896c <USB_EPStartXfer+0xf04>
 8008962:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008966:	3301      	adds	r3, #1
 8008968:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800896c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008970:	881b      	ldrh	r3, [r3, #0]
 8008972:	b29a      	uxth	r2, r3
 8008974:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008978:	b29b      	uxth	r3, r3
 800897a:	029b      	lsls	r3, r3, #10
 800897c:	b29b      	uxth	r3, r3
 800897e:	4313      	orrs	r3, r2
 8008980:	b29a      	uxth	r2, r3
 8008982:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008986:	801a      	strh	r2, [r3, #0]
 8008988:	e3df      	b.n	800914a <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800898a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800898e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	78db      	ldrb	r3, [r3, #3]
 8008996:	2b02      	cmp	r3, #2
 8008998:	f040 8218 	bne.w	8008dcc <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800899c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	785b      	ldrb	r3, [r3, #1]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	f040 809d 	bne.w	8008ae8 <USB_EPStartXfer+0x1080>
 80089ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	461a      	mov	r2, r3
 80089ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80089d2:	4413      	add	r3, r2
 80089d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	011a      	lsls	r2, r3, #4
 80089e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80089ea:	4413      	add	r3, r2
 80089ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80089f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80089f8:	881b      	ldrh	r3, [r3, #0]
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a00:	b29a      	uxth	r2, r3
 8008a02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008a06:	801a      	strh	r2, [r3, #0]
 8008a08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	691b      	ldr	r3, [r3, #16]
 8008a14:	2b3e      	cmp	r3, #62	; 0x3e
 8008a16:	d92b      	bls.n	8008a70 <USB_EPStartXfer+0x1008>
 8008a18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	691b      	ldr	r3, [r3, #16]
 8008a24:	095b      	lsrs	r3, r3, #5
 8008a26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008a2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	f003 031f 	and.w	r3, r3, #31
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d104      	bne.n	8008a48 <USB_EPStartXfer+0xfe0>
 8008a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a42:	3b01      	subs	r3, #1
 8008a44:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008a48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008a4c:	881b      	ldrh	r3, [r3, #0]
 8008a4e:	b29a      	uxth	r2, r3
 8008a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	029b      	lsls	r3, r3, #10
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a66:	b29a      	uxth	r2, r3
 8008a68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008a6c:	801a      	strh	r2, [r3, #0]
 8008a6e:	e070      	b.n	8008b52 <USB_EPStartXfer+0x10ea>
 8008a70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d10c      	bne.n	8008a9a <USB_EPStartXfer+0x1032>
 8008a80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008a84:	881b      	ldrh	r3, [r3, #0]
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008a96:	801a      	strh	r2, [r3, #0]
 8008a98:	e05b      	b.n	8008b52 <USB_EPStartXfer+0x10ea>
 8008a9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	085b      	lsrs	r3, r3, #1
 8008aa8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008aac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ab0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	691b      	ldr	r3, [r3, #16]
 8008ab8:	f003 0301 	and.w	r3, r3, #1
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d004      	beq.n	8008aca <USB_EPStartXfer+0x1062>
 8008ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008ace:	881b      	ldrh	r3, [r3, #0]
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	029b      	lsls	r3, r3, #10
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	4313      	orrs	r3, r2
 8008ade:	b29a      	uxth	r2, r3
 8008ae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008ae4:	801a      	strh	r2, [r3, #0]
 8008ae6:	e034      	b.n	8008b52 <USB_EPStartXfer+0x10ea>
 8008ae8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	785b      	ldrb	r3, [r3, #1]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d12c      	bne.n	8008b52 <USB_EPStartXfer+0x10ea>
 8008af8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008afc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	461a      	mov	r2, r3
 8008b18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	011a      	lsls	r2, r3, #4
 8008b30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008b34:	4413      	add	r3, r2
 8008b36:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008b3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	691b      	ldr	r3, [r3, #16]
 8008b4a:	b29a      	uxth	r2, r3
 8008b4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008b50:	801a      	strh	r2, [r3, #0]
 8008b52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008b60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	785b      	ldrb	r3, [r3, #1]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f040 809d 	bne.w	8008cac <USB_EPStartXfer+0x1244>
 8008b72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008b80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b84:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	461a      	mov	r2, r3
 8008b92:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008b96:	4413      	add	r3, r2
 8008b98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008b9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ba0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	011a      	lsls	r2, r3, #4
 8008baa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008bae:	4413      	add	r3, r2
 8008bb0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008bb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008bb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008bbc:	881b      	ldrh	r3, [r3, #0]
 8008bbe:	b29b      	uxth	r3, r3
 8008bc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bc4:	b29a      	uxth	r2, r3
 8008bc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008bca:	801a      	strh	r2, [r3, #0]
 8008bcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	691b      	ldr	r3, [r3, #16]
 8008bd8:	2b3e      	cmp	r3, #62	; 0x3e
 8008bda:	d92b      	bls.n	8008c34 <USB_EPStartXfer+0x11cc>
 8008bdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008be0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	691b      	ldr	r3, [r3, #16]
 8008be8:	095b      	lsrs	r3, r3, #5
 8008bea:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008bee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	f003 031f 	and.w	r3, r3, #31
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d104      	bne.n	8008c0c <USB_EPStartXfer+0x11a4>
 8008c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c06:	3b01      	subs	r3, #1
 8008c08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008c0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c10:	881b      	ldrh	r3, [r3, #0]
 8008c12:	b29a      	uxth	r2, r3
 8008c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	029b      	lsls	r3, r3, #10
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c2a:	b29a      	uxth	r2, r3
 8008c2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c30:	801a      	strh	r2, [r3, #0]
 8008c32:	e069      	b.n	8008d08 <USB_EPStartXfer+0x12a0>
 8008c34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	691b      	ldr	r3, [r3, #16]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d10c      	bne.n	8008c5e <USB_EPStartXfer+0x11f6>
 8008c44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c48:	881b      	ldrh	r3, [r3, #0]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c54:	b29a      	uxth	r2, r3
 8008c56:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c5a:	801a      	strh	r2, [r3, #0]
 8008c5c:	e054      	b.n	8008d08 <USB_EPStartXfer+0x12a0>
 8008c5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	085b      	lsrs	r3, r3, #1
 8008c6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008c70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	691b      	ldr	r3, [r3, #16]
 8008c7c:	f003 0301 	and.w	r3, r3, #1
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d004      	beq.n	8008c8e <USB_EPStartXfer+0x1226>
 8008c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c88:	3301      	adds	r3, #1
 8008c8a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008c8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c92:	881b      	ldrh	r3, [r3, #0]
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	029b      	lsls	r3, r3, #10
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	b29a      	uxth	r2, r3
 8008ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ca8:	801a      	strh	r2, [r3, #0]
 8008caa:	e02d      	b.n	8008d08 <USB_EPStartXfer+0x12a0>
 8008cac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	785b      	ldrb	r3, [r3, #1]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d125      	bne.n	8008d08 <USB_EPStartXfer+0x12a0>
 8008cbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	461a      	mov	r2, r3
 8008cce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008cd2:	4413      	add	r3, r2
 8008cd4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008cd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	011a      	lsls	r2, r3, #4
 8008ce6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008cea:	4413      	add	r3, r2
 8008cec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008cf0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008cf4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	b29a      	uxth	r2, r3
 8008d02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008d06:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008d08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	69db      	ldr	r3, [r3, #28]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f000 8218 	beq.w	800914a <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008d1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4413      	add	r3, r2
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008d3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d005      	beq.n	8008d52 <USB_EPStartXfer+0x12ea>
 8008d46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10d      	bne.n	8008d6e <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008d52:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f040 81f5 	bne.w	800914a <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008d60:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f040 81ee 	bne.w	800914a <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008d6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	4413      	add	r3, r2
 8008d88:	881b      	ldrh	r3, [r3, #0]
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d94:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008d98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008da6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	441a      	add	r2, r3
 8008db2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008db6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008dba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008dbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008dc2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	8013      	strh	r3, [r2, #0]
 8008dca:	e1be      	b.n	800914a <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008dcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	78db      	ldrb	r3, [r3, #3]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	f040 81b4 	bne.w	8009146 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008dde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008de2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	699a      	ldr	r2, [r3, #24]
 8008dea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d917      	bls.n	8008e2a <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8008dfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8008e0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	699a      	ldr	r2, [r3, #24]
 8008e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e1a:	1ad2      	subs	r2, r2, r3
 8008e1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	619a      	str	r2, [r3, #24]
 8008e28:	e00e      	b.n	8008e48 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8008e2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	699b      	ldr	r3, [r3, #24]
 8008e36:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8008e3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2200      	movs	r2, #0
 8008e46:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008e48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	785b      	ldrb	r3, [r3, #1]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	f040 8085 	bne.w	8008f64 <USB_EPStartXfer+0x14fc>
 8008e5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008e68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	461a      	mov	r2, r3
 8008e7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008e7e:	4413      	add	r3, r2
 8008e80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008e84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	011a      	lsls	r2, r3, #4
 8008e92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008e96:	4413      	add	r3, r2
 8008e98:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008e9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ea0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008eb2:	801a      	strh	r2, [r3, #0]
 8008eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008eb8:	2b3e      	cmp	r3, #62	; 0x3e
 8008eba:	d923      	bls.n	8008f04 <USB_EPStartXfer+0x149c>
 8008ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ec0:	095b      	lsrs	r3, r3, #5
 8008ec2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008eca:	f003 031f 	and.w	r3, r3, #31
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d104      	bne.n	8008edc <USB_EPStartXfer+0x1474>
 8008ed2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008edc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008ee0:	881b      	ldrh	r3, [r3, #0]
 8008ee2:	b29a      	uxth	r2, r3
 8008ee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	029b      	lsls	r3, r3, #10
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ef6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008efa:	b29a      	uxth	r2, r3
 8008efc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008f00:	801a      	strh	r2, [r3, #0]
 8008f02:	e060      	b.n	8008fc6 <USB_EPStartXfer+0x155e>
 8008f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10c      	bne.n	8008f26 <USB_EPStartXfer+0x14be>
 8008f0c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008f10:	881b      	ldrh	r3, [r3, #0]
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008f22:	801a      	strh	r2, [r3, #0]
 8008f24:	e04f      	b.n	8008fc6 <USB_EPStartXfer+0x155e>
 8008f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f2a:	085b      	lsrs	r3, r3, #1
 8008f2c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f34:	f003 0301 	and.w	r3, r3, #1
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d004      	beq.n	8008f46 <USB_EPStartXfer+0x14de>
 8008f3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f40:	3301      	adds	r3, #1
 8008f42:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008f46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008f4a:	881b      	ldrh	r3, [r3, #0]
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	029b      	lsls	r3, r3, #10
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	b29a      	uxth	r2, r3
 8008f5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008f60:	801a      	strh	r2, [r3, #0]
 8008f62:	e030      	b.n	8008fc6 <USB_EPStartXfer+0x155e>
 8008f64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	785b      	ldrb	r3, [r3, #1]
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d128      	bne.n	8008fc6 <USB_EPStartXfer+0x155e>
 8008f74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008f82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f86:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	461a      	mov	r2, r3
 8008f94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008f98:	4413      	add	r3, r2
 8008f9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008f9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fa2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	011a      	lsls	r2, r3, #4
 8008fac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008fb0:	4413      	add	r3, r2
 8008fb2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008fb6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008fc4:	801a      	strh	r2, [r3, #0]
 8008fc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008fd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	785b      	ldrb	r3, [r3, #1]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f040 8085 	bne.w	80090f0 <USB_EPStartXfer+0x1688>
 8008fe6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008ff4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ff8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009002:	b29b      	uxth	r3, r3
 8009004:	461a      	mov	r2, r3
 8009006:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800900a:	4413      	add	r3, r2
 800900c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009010:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009014:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	011a      	lsls	r2, r3, #4
 800901e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009022:	4413      	add	r3, r2
 8009024:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009028:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800902c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009030:	881b      	ldrh	r3, [r3, #0]
 8009032:	b29b      	uxth	r3, r3
 8009034:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009038:	b29a      	uxth	r2, r3
 800903a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800903e:	801a      	strh	r2, [r3, #0]
 8009040:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009044:	2b3e      	cmp	r3, #62	; 0x3e
 8009046:	d923      	bls.n	8009090 <USB_EPStartXfer+0x1628>
 8009048:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800904c:	095b      	lsrs	r3, r3, #5
 800904e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009052:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009056:	f003 031f 	and.w	r3, r3, #31
 800905a:	2b00      	cmp	r3, #0
 800905c:	d104      	bne.n	8009068 <USB_EPStartXfer+0x1600>
 800905e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009062:	3b01      	subs	r3, #1
 8009064:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009068:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800906c:	881b      	ldrh	r3, [r3, #0]
 800906e:	b29a      	uxth	r2, r3
 8009070:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009074:	b29b      	uxth	r3, r3
 8009076:	029b      	lsls	r3, r3, #10
 8009078:	b29b      	uxth	r3, r3
 800907a:	4313      	orrs	r3, r2
 800907c:	b29b      	uxth	r3, r3
 800907e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009082:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009086:	b29a      	uxth	r2, r3
 8009088:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800908c:	801a      	strh	r2, [r3, #0]
 800908e:	e05c      	b.n	800914a <USB_EPStartXfer+0x16e2>
 8009090:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009094:	2b00      	cmp	r3, #0
 8009096:	d10c      	bne.n	80090b2 <USB_EPStartXfer+0x164a>
 8009098:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800909c:	881b      	ldrh	r3, [r3, #0]
 800909e:	b29b      	uxth	r3, r3
 80090a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80090ae:	801a      	strh	r2, [r3, #0]
 80090b0:	e04b      	b.n	800914a <USB_EPStartXfer+0x16e2>
 80090b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090b6:	085b      	lsrs	r3, r3, #1
 80090b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80090bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090c0:	f003 0301 	and.w	r3, r3, #1
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d004      	beq.n	80090d2 <USB_EPStartXfer+0x166a>
 80090c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090cc:	3301      	adds	r3, #1
 80090ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80090d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80090d6:	881b      	ldrh	r3, [r3, #0]
 80090d8:	b29a      	uxth	r2, r3
 80090da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090de:	b29b      	uxth	r3, r3
 80090e0:	029b      	lsls	r3, r3, #10
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	4313      	orrs	r3, r2
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80090ec:	801a      	strh	r2, [r3, #0]
 80090ee:	e02c      	b.n	800914a <USB_EPStartXfer+0x16e2>
 80090f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	785b      	ldrb	r3, [r3, #1]
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d124      	bne.n	800914a <USB_EPStartXfer+0x16e2>
 8009100:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009104:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800910e:	b29b      	uxth	r3, r3
 8009110:	461a      	mov	r2, r3
 8009112:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009116:	4413      	add	r3, r2
 8009118:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800911c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009120:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	011a      	lsls	r2, r3, #4
 800912a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800912e:	4413      	add	r3, r2
 8009130:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009134:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009138:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800913c:	b29a      	uxth	r2, r3
 800913e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009142:	801a      	strh	r2, [r3, #0]
 8009144:	e001      	b.n	800914a <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e03a      	b.n	80091c0 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800914a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800914e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009152:	681a      	ldr	r2, [r3, #0]
 8009154:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009158:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4413      	add	r3, r2
 8009164:	881b      	ldrh	r3, [r3, #0]
 8009166:	b29b      	uxth	r3, r3
 8009168:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800916c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009170:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009174:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009178:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800917c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009180:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009184:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009188:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800918c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009190:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800919a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	441a      	add	r2, r3
 80091a6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80091aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80091ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80091b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80091be:	2300      	movs	r3, #0
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80091ca:	b480      	push	{r7}
 80091cc:	b085      	sub	sp, #20
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	6078      	str	r0, [r7, #4]
 80091d2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	785b      	ldrb	r3, [r3, #1]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d020      	beq.n	800921e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	4413      	add	r3, r2
 80091e6:	881b      	ldrh	r3, [r3, #0]
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091f2:	81bb      	strh	r3, [r7, #12]
 80091f4:	89bb      	ldrh	r3, [r7, #12]
 80091f6:	f083 0310 	eor.w	r3, r3, #16
 80091fa:	81bb      	strh	r3, [r7, #12]
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	441a      	add	r2, r3
 8009206:	89bb      	ldrh	r3, [r7, #12]
 8009208:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800920c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009210:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009218:	b29b      	uxth	r3, r3
 800921a:	8013      	strh	r3, [r2, #0]
 800921c:	e01f      	b.n	800925e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	009b      	lsls	r3, r3, #2
 8009226:	4413      	add	r3, r2
 8009228:	881b      	ldrh	r3, [r3, #0]
 800922a:	b29b      	uxth	r3, r3
 800922c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009230:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009234:	81fb      	strh	r3, [r7, #14]
 8009236:	89fb      	ldrh	r3, [r7, #14]
 8009238:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800923c:	81fb      	strh	r3, [r7, #14]
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	441a      	add	r2, r3
 8009248:	89fb      	ldrh	r3, [r7, #14]
 800924a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800924e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009252:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009256:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800925a:	b29b      	uxth	r3, r3
 800925c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	bc80      	pop	{r7}
 8009268:	4770      	bx	lr

0800926a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800926a:	b480      	push	{r7}
 800926c:	b087      	sub	sp, #28
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
 8009272:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	7b1b      	ldrb	r3, [r3, #12]
 8009278:	2b00      	cmp	r3, #0
 800927a:	f040 809d 	bne.w	80093b8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	785b      	ldrb	r3, [r3, #1]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d04c      	beq.n	8009320 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	4413      	add	r3, r2
 8009290:	881b      	ldrh	r3, [r3, #0]
 8009292:	823b      	strh	r3, [r7, #16]
 8009294:	8a3b      	ldrh	r3, [r7, #16]
 8009296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800929a:	2b00      	cmp	r3, #0
 800929c:	d01b      	beq.n	80092d6 <USB_EPClearStall+0x6c>
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	009b      	lsls	r3, r3, #2
 80092a6:	4413      	add	r3, r2
 80092a8:	881b      	ldrh	r3, [r3, #0]
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092b4:	81fb      	strh	r3, [r7, #14]
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	441a      	add	r2, r3
 80092c0:	89fb      	ldrh	r3, [r7, #14]
 80092c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	78db      	ldrb	r3, [r3, #3]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d06c      	beq.n	80093b8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	4413      	add	r3, r2
 80092e8:	881b      	ldrh	r3, [r3, #0]
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092f4:	81bb      	strh	r3, [r7, #12]
 80092f6:	89bb      	ldrh	r3, [r7, #12]
 80092f8:	f083 0320 	eor.w	r3, r3, #32
 80092fc:	81bb      	strh	r3, [r7, #12]
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	441a      	add	r2, r3
 8009308:	89bb      	ldrh	r3, [r7, #12]
 800930a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800930e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009312:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009316:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800931a:	b29b      	uxth	r3, r3
 800931c:	8013      	strh	r3, [r2, #0]
 800931e:	e04b      	b.n	80093b8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	4413      	add	r3, r2
 800932a:	881b      	ldrh	r3, [r3, #0]
 800932c:	82fb      	strh	r3, [r7, #22]
 800932e:	8afb      	ldrh	r3, [r7, #22]
 8009330:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009334:	2b00      	cmp	r3, #0
 8009336:	d01b      	beq.n	8009370 <USB_EPClearStall+0x106>
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	4413      	add	r3, r2
 8009342:	881b      	ldrh	r3, [r3, #0]
 8009344:	b29b      	uxth	r3, r3
 8009346:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800934a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800934e:	82bb      	strh	r3, [r7, #20]
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	441a      	add	r2, r3
 800935a:	8abb      	ldrh	r3, [r7, #20]
 800935c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009360:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009364:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800936c:	b29b      	uxth	r3, r3
 800936e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	781b      	ldrb	r3, [r3, #0]
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	4413      	add	r3, r2
 800937a:	881b      	ldrh	r3, [r3, #0]
 800937c:	b29b      	uxth	r3, r3
 800937e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009386:	827b      	strh	r3, [r7, #18]
 8009388:	8a7b      	ldrh	r3, [r7, #18]
 800938a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800938e:	827b      	strh	r3, [r7, #18]
 8009390:	8a7b      	ldrh	r3, [r7, #18]
 8009392:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009396:	827b      	strh	r3, [r7, #18]
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	441a      	add	r2, r3
 80093a2:	8a7b      	ldrh	r3, [r7, #18]
 80093a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80093b8:	2300      	movs	r3, #0
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	371c      	adds	r7, #28
 80093be:	46bd      	mov	sp, r7
 80093c0:	bc80      	pop	{r7}
 80093c2:	4770      	bx	lr

080093c4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	460b      	mov	r3, r1
 80093ce:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80093d0:	78fb      	ldrb	r3, [r7, #3]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d103      	bne.n	80093de <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2280      	movs	r2, #128	; 0x80
 80093da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80093de:	2300      	movs	r3, #0
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bc80      	pop	{r7}
 80093e8:	4770      	bx	lr

080093ea <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80093ea:	b480      	push	{r7}
 80093ec:	b083      	sub	sp, #12
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80093f2:	2300      	movs	r3, #0
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	370c      	adds	r7, #12
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bc80      	pop	{r7}
 80093fc:	4770      	bx	lr

080093fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80093fe:	b480      	push	{r7}
 8009400:	b083      	sub	sp, #12
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	bc80      	pop	{r7}
 8009410:	4770      	bx	lr

08009412 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009412:	b480      	push	{r7}
 8009414:	b085      	sub	sp, #20
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009420:	b29b      	uxth	r3, r3
 8009422:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009424:	68fb      	ldr	r3, [r7, #12]
}
 8009426:	4618      	mov	r0, r3
 8009428:	3714      	adds	r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	bc80      	pop	{r7}
 800942e:	4770      	bx	lr

08009430 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	370c      	adds	r7, #12
 8009440:	46bd      	mov	sp, r7
 8009442:	bc80      	pop	{r7}
 8009444:	4770      	bx	lr

08009446 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009446:	b480      	push	{r7}
 8009448:	b08b      	sub	sp, #44	; 0x2c
 800944a:	af00      	add	r7, sp, #0
 800944c:	60f8      	str	r0, [r7, #12]
 800944e:	60b9      	str	r1, [r7, #8]
 8009450:	4611      	mov	r1, r2
 8009452:	461a      	mov	r2, r3
 8009454:	460b      	mov	r3, r1
 8009456:	80fb      	strh	r3, [r7, #6]
 8009458:	4613      	mov	r3, r2
 800945a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800945c:	88bb      	ldrh	r3, [r7, #4]
 800945e:	3301      	adds	r3, #1
 8009460:	085b      	lsrs	r3, r3, #1
 8009462:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800946c:	88fb      	ldrh	r3, [r7, #6]
 800946e:	005a      	lsls	r2, r3, #1
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	4413      	add	r3, r2
 8009474:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009478:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	627b      	str	r3, [r7, #36]	; 0x24
 800947e:	e01e      	b.n	80094be <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	3301      	adds	r3, #1
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	021b      	lsls	r3, r3, #8
 800948e:	b21a      	sxth	r2, r3
 8009490:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009494:	4313      	orrs	r3, r2
 8009496:	b21b      	sxth	r3, r3
 8009498:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	8a7a      	ldrh	r2, [r7, #18]
 800949e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	3302      	adds	r3, #2
 80094a4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80094a6:	6a3b      	ldr	r3, [r7, #32]
 80094a8:	3302      	adds	r3, #2
 80094aa:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	3301      	adds	r3, #1
 80094b0:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	3301      	adds	r3, #1
 80094b6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80094b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ba:	3b01      	subs	r3, #1
 80094bc:	627b      	str	r3, [r7, #36]	; 0x24
 80094be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1dd      	bne.n	8009480 <USB_WritePMA+0x3a>
  }
}
 80094c4:	bf00      	nop
 80094c6:	bf00      	nop
 80094c8:	372c      	adds	r7, #44	; 0x2c
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bc80      	pop	{r7}
 80094ce:	4770      	bx	lr

080094d0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b08b      	sub	sp, #44	; 0x2c
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	4611      	mov	r1, r2
 80094dc:	461a      	mov	r2, r3
 80094de:	460b      	mov	r3, r1
 80094e0:	80fb      	strh	r3, [r7, #6]
 80094e2:	4613      	mov	r3, r2
 80094e4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80094e6:	88bb      	ldrh	r3, [r7, #4]
 80094e8:	085b      	lsrs	r3, r3, #1
 80094ea:	b29b      	uxth	r3, r3
 80094ec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80094f6:	88fb      	ldrh	r3, [r7, #6]
 80094f8:	005a      	lsls	r2, r3, #1
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	4413      	add	r3, r2
 80094fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009502:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	627b      	str	r3, [r7, #36]	; 0x24
 8009508:	e01b      	b.n	8009542 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800950a:	6a3b      	ldr	r3, [r7, #32]
 800950c:	881b      	ldrh	r3, [r3, #0]
 800950e:	b29b      	uxth	r3, r3
 8009510:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009512:	6a3b      	ldr	r3, [r7, #32]
 8009514:	3302      	adds	r3, #2
 8009516:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	b2da      	uxtb	r2, r3
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009520:	69fb      	ldr	r3, [r7, #28]
 8009522:	3301      	adds	r3, #1
 8009524:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	0a1b      	lsrs	r3, r3, #8
 800952a:	b2da      	uxtb	r2, r3
 800952c:	69fb      	ldr	r3, [r7, #28]
 800952e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009530:	69fb      	ldr	r3, [r7, #28]
 8009532:	3301      	adds	r3, #1
 8009534:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	3302      	adds	r3, #2
 800953a:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800953c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953e:	3b01      	subs	r3, #1
 8009540:	627b      	str	r3, [r7, #36]	; 0x24
 8009542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009544:	2b00      	cmp	r3, #0
 8009546:	d1e0      	bne.n	800950a <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009548:	88bb      	ldrh	r3, [r7, #4]
 800954a:	f003 0301 	and.w	r3, r3, #1
 800954e:	b29b      	uxth	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d007      	beq.n	8009564 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009554:	6a3b      	ldr	r3, [r7, #32]
 8009556:	881b      	ldrh	r3, [r3, #0]
 8009558:	b29b      	uxth	r3, r3
 800955a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	b2da      	uxtb	r2, r3
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	701a      	strb	r2, [r3, #0]
  }
}
 8009564:	bf00      	nop
 8009566:	372c      	adds	r7, #44	; 0x2c
 8009568:	46bd      	mov	sp, r7
 800956a:	bc80      	pop	{r7}
 800956c:	4770      	bx	lr

0800956e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b084      	sub	sp, #16
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
 8009576:	460b      	mov	r3, r1
 8009578:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	7c1b      	ldrb	r3, [r3, #16]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d115      	bne.n	80095b2 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009586:	f44f 7300 	mov.w	r3, #512	; 0x200
 800958a:	2202      	movs	r2, #2
 800958c:	2181      	movs	r1, #129	; 0x81
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f001 fe9d 	bl	800b2ce <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800959a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800959e:	2202      	movs	r2, #2
 80095a0:	2101      	movs	r1, #1
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f001 fe93 	bl	800b2ce <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80095b0:	e012      	b.n	80095d8 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80095b2:	2340      	movs	r3, #64	; 0x40
 80095b4:	2202      	movs	r2, #2
 80095b6:	2181      	movs	r1, #129	; 0x81
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f001 fe88 	bl	800b2ce <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2201      	movs	r2, #1
 80095c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80095c4:	2340      	movs	r3, #64	; 0x40
 80095c6:	2202      	movs	r2, #2
 80095c8:	2101      	movs	r1, #1
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f001 fe7f 	bl	800b2ce <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80095d8:	2308      	movs	r3, #8
 80095da:	2203      	movs	r2, #3
 80095dc:	2182      	movs	r1, #130	; 0x82
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f001 fe75 	bl	800b2ce <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2201      	movs	r2, #1
 80095e8:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80095ea:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80095ee:	f001 ff95 	bl	800b51c <USBD_static_malloc>
 80095f2:	4602      	mov	r2, r0
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009600:	2b00      	cmp	r3, #0
 8009602:	d102      	bne.n	800960a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009604:	2301      	movs	r3, #1
 8009606:	73fb      	strb	r3, [r7, #15]
 8009608:	e026      	b.n	8009658 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009610:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	2200      	movs	r2, #0
 8009620:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2200      	movs	r2, #0
 8009628:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	7c1b      	ldrb	r3, [r3, #16]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d109      	bne.n	8009648 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800963a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800963e:	2101      	movs	r1, #1
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f001 ff35 	bl	800b4b0 <USBD_LL_PrepareReceive>
 8009646:	e007      	b.n	8009658 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800964e:	2340      	movs	r3, #64	; 0x40
 8009650:	2101      	movs	r1, #1
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f001 ff2c 	bl	800b4b0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009658:	7bfb      	ldrb	r3, [r7, #15]
}
 800965a:	4618      	mov	r0, r3
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b084      	sub	sp, #16
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	460b      	mov	r3, r1
 800966c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800966e:	2300      	movs	r3, #0
 8009670:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009672:	2181      	movs	r1, #129	; 0x81
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f001 fe50 	bl	800b31a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2200      	movs	r2, #0
 800967e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009680:	2101      	movs	r1, #1
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f001 fe49 	bl	800b31a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009690:	2182      	movs	r1, #130	; 0x82
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f001 fe41 	bl	800b31a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00e      	beq.n	80096c6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096b8:	4618      	mov	r0, r3
 80096ba:	f001 ff3b 	bl	800b534 <USBD_static_free>
    pdev->pClassData = NULL;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80096c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3710      	adds	r7, #16
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b086      	sub	sp, #24
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096e0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80096e2:	2300      	movs	r3, #0
 80096e4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80096e6:	2300      	movs	r3, #0
 80096e8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80096ea:	2300      	movs	r3, #0
 80096ec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d039      	beq.n	800976e <USBD_CDC_Setup+0x9e>
 80096fa:	2b20      	cmp	r3, #32
 80096fc:	d17f      	bne.n	80097fe <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	88db      	ldrh	r3, [r3, #6]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d029      	beq.n	800975a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	b25b      	sxtb	r3, r3
 800970c:	2b00      	cmp	r3, #0
 800970e:	da11      	bge.n	8009734 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800971c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800971e:	683a      	ldr	r2, [r7, #0]
 8009720:	88d2      	ldrh	r2, [r2, #6]
 8009722:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009724:	6939      	ldr	r1, [r7, #16]
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	88db      	ldrh	r3, [r3, #6]
 800972a:	461a      	mov	r2, r3
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f001 fa0a 	bl	800ab46 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009732:	e06b      	b.n	800980c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	785a      	ldrb	r2, [r3, #1]
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	88db      	ldrh	r3, [r3, #6]
 8009742:	b2da      	uxtb	r2, r3
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800974a:	6939      	ldr	r1, [r7, #16]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	88db      	ldrh	r3, [r3, #6]
 8009750:	461a      	mov	r2, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 fa25 	bl	800aba2 <USBD_CtlPrepareRx>
      break;
 8009758:	e058      	b.n	800980c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	683a      	ldr	r2, [r7, #0]
 8009764:	7850      	ldrb	r0, [r2, #1]
 8009766:	2200      	movs	r2, #0
 8009768:	6839      	ldr	r1, [r7, #0]
 800976a:	4798      	blx	r3
      break;
 800976c:	e04e      	b.n	800980c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	785b      	ldrb	r3, [r3, #1]
 8009772:	2b0b      	cmp	r3, #11
 8009774:	d02e      	beq.n	80097d4 <USBD_CDC_Setup+0x104>
 8009776:	2b0b      	cmp	r3, #11
 8009778:	dc38      	bgt.n	80097ec <USBD_CDC_Setup+0x11c>
 800977a:	2b00      	cmp	r3, #0
 800977c:	d002      	beq.n	8009784 <USBD_CDC_Setup+0xb4>
 800977e:	2b0a      	cmp	r3, #10
 8009780:	d014      	beq.n	80097ac <USBD_CDC_Setup+0xdc>
 8009782:	e033      	b.n	80097ec <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800978a:	2b03      	cmp	r3, #3
 800978c:	d107      	bne.n	800979e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800978e:	f107 030c 	add.w	r3, r7, #12
 8009792:	2202      	movs	r2, #2
 8009794:	4619      	mov	r1, r3
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f001 f9d5 	bl	800ab46 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800979c:	e02e      	b.n	80097fc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800979e:	6839      	ldr	r1, [r7, #0]
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f001 f966 	bl	800aa72 <USBD_CtlError>
            ret = USBD_FAIL;
 80097a6:	2302      	movs	r3, #2
 80097a8:	75fb      	strb	r3, [r7, #23]
          break;
 80097aa:	e027      	b.n	80097fc <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097b2:	2b03      	cmp	r3, #3
 80097b4:	d107      	bne.n	80097c6 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80097b6:	f107 030f 	add.w	r3, r7, #15
 80097ba:	2201      	movs	r2, #1
 80097bc:	4619      	mov	r1, r3
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f001 f9c1 	bl	800ab46 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097c4:	e01a      	b.n	80097fc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80097c6:	6839      	ldr	r1, [r7, #0]
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 f952 	bl	800aa72 <USBD_CtlError>
            ret = USBD_FAIL;
 80097ce:	2302      	movs	r3, #2
 80097d0:	75fb      	strb	r3, [r7, #23]
          break;
 80097d2:	e013      	b.n	80097fc <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097da:	2b03      	cmp	r3, #3
 80097dc:	d00d      	beq.n	80097fa <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80097de:	6839      	ldr	r1, [r7, #0]
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f001 f946 	bl	800aa72 <USBD_CtlError>
            ret = USBD_FAIL;
 80097e6:	2302      	movs	r3, #2
 80097e8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80097ea:	e006      	b.n	80097fa <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80097ec:	6839      	ldr	r1, [r7, #0]
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f001 f93f 	bl	800aa72 <USBD_CtlError>
          ret = USBD_FAIL;
 80097f4:	2302      	movs	r3, #2
 80097f6:	75fb      	strb	r3, [r7, #23]
          break;
 80097f8:	e000      	b.n	80097fc <USBD_CDC_Setup+0x12c>
          break;
 80097fa:	bf00      	nop
      }
      break;
 80097fc:	e006      	b.n	800980c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80097fe:	6839      	ldr	r1, [r7, #0]
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f001 f936 	bl	800aa72 <USBD_CtlError>
      ret = USBD_FAIL;
 8009806:	2302      	movs	r3, #2
 8009808:	75fb      	strb	r3, [r7, #23]
      break;
 800980a:	bf00      	nop
  }

  return ret;
 800980c:	7dfb      	ldrb	r3, [r7, #23]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3718      	adds	r7, #24
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b084      	sub	sp, #16
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
 800981e:	460b      	mov	r3, r1
 8009820:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009828:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009830:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009838:	2b00      	cmp	r3, #0
 800983a:	d03a      	beq.n	80098b2 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800983c:	78fa      	ldrb	r2, [r7, #3]
 800983e:	6879      	ldr	r1, [r7, #4]
 8009840:	4613      	mov	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	4413      	add	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	440b      	add	r3, r1
 800984a:	331c      	adds	r3, #28
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d029      	beq.n	80098a6 <USBD_CDC_DataIn+0x90>
 8009852:	78fa      	ldrb	r2, [r7, #3]
 8009854:	6879      	ldr	r1, [r7, #4]
 8009856:	4613      	mov	r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	4413      	add	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	440b      	add	r3, r1
 8009860:	331c      	adds	r3, #28
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	78f9      	ldrb	r1, [r7, #3]
 8009866:	68b8      	ldr	r0, [r7, #8]
 8009868:	460b      	mov	r3, r1
 800986a:	009b      	lsls	r3, r3, #2
 800986c:	440b      	add	r3, r1
 800986e:	00db      	lsls	r3, r3, #3
 8009870:	4403      	add	r3, r0
 8009872:	3338      	adds	r3, #56	; 0x38
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	fbb2 f1f3 	udiv	r1, r2, r3
 800987a:	fb01 f303 	mul.w	r3, r1, r3
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	2b00      	cmp	r3, #0
 8009882:	d110      	bne.n	80098a6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009884:	78fa      	ldrb	r2, [r7, #3]
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	4613      	mov	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4413      	add	r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	440b      	add	r3, r1
 8009892:	331c      	adds	r3, #28
 8009894:	2200      	movs	r2, #0
 8009896:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009898:	78f9      	ldrb	r1, [r7, #3]
 800989a:	2300      	movs	r3, #0
 800989c:	2200      	movs	r2, #0
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f001 fde3 	bl	800b46a <USBD_LL_Transmit>
 80098a4:	e003      	b.n	80098ae <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2200      	movs	r2, #0
 80098aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e000      	b.n	80098b4 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80098b2:	2302      	movs	r3, #2
  }
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	460b      	mov	r3, r1
 80098c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098ce:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80098d0:	78fb      	ldrb	r3, [r7, #3]
 80098d2:	4619      	mov	r1, r3
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f001 fe0e 	bl	800b4f6 <USBD_LL_GetRxDataSize>
 80098da:	4602      	mov	r2, r0
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d00d      	beq.n	8009908 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80098f2:	68db      	ldr	r3, [r3, #12]
 80098f4:	68fa      	ldr	r2, [r7, #12]
 80098f6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009900:	4611      	mov	r1, r2
 8009902:	4798      	blx	r3

    return USBD_OK;
 8009904:	2300      	movs	r3, #0
 8009906:	e000      	b.n	800990a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009908:	2302      	movs	r3, #2
  }
}
 800990a:	4618      	mov	r0, r3
 800990c:	3710      	adds	r7, #16
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b084      	sub	sp, #16
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009920:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009928:	2b00      	cmp	r3, #0
 800992a:	d015      	beq.n	8009958 <USBD_CDC_EP0_RxReady+0x46>
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009932:	2bff      	cmp	r3, #255	; 0xff
 8009934:	d010      	beq.n	8009958 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009944:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800994c:	b292      	uxth	r2, r2
 800994e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	22ff      	movs	r2, #255	; 0xff
 8009954:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	3710      	adds	r7, #16
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
	...

08009964 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2243      	movs	r2, #67	; 0x43
 8009970:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009972:	4b03      	ldr	r3, [pc, #12]	; (8009980 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009974:	4618      	mov	r0, r3
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	bc80      	pop	{r7}
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop
 8009980:	200000b4 	.word	0x200000b4

08009984 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2243      	movs	r2, #67	; 0x43
 8009990:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009992:	4b03      	ldr	r3, [pc, #12]	; (80099a0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009994:	4618      	mov	r0, r3
 8009996:	370c      	adds	r7, #12
 8009998:	46bd      	mov	sp, r7
 800999a:	bc80      	pop	{r7}
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	20000070 	.word	0x20000070

080099a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2243      	movs	r2, #67	; 0x43
 80099b0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80099b2:	4b03      	ldr	r3, [pc, #12]	; (80099c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	370c      	adds	r7, #12
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bc80      	pop	{r7}
 80099bc:	4770      	bx	lr
 80099be:	bf00      	nop
 80099c0:	200000f8 	.word	0x200000f8

080099c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	220a      	movs	r2, #10
 80099d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80099d2:	4b03      	ldr	r3, [pc, #12]	; (80099e0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	370c      	adds	r7, #12
 80099d8:	46bd      	mov	sp, r7
 80099da:	bc80      	pop	{r7}
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	2000002c 	.word	0x2000002c

080099e4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b085      	sub	sp, #20
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80099ee:	2302      	movs	r3, #2
 80099f0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d005      	beq.n	8009a04 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	683a      	ldr	r2, [r7, #0]
 80099fc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009a00:	2300      	movs	r3, #0
 8009a02:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3714      	adds	r7, #20
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bc80      	pop	{r7}
 8009a0e:	4770      	bx	lr

08009a10 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b087      	sub	sp, #28
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	60f8      	str	r0, [r7, #12]
 8009a18:	60b9      	str	r1, [r7, #8]
 8009a1a:	4613      	mov	r3, r2
 8009a1c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a24:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	68ba      	ldr	r2, [r7, #8]
 8009a2a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009a2e:	88fa      	ldrh	r2, [r7, #6]
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	371c      	adds	r7, #28
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bc80      	pop	{r7}
 8009a40:	4770      	bx	lr

08009a42 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009a42:	b480      	push	{r7}
 8009a44:	b085      	sub	sp, #20
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
 8009a4a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a52:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3714      	adds	r7, #20
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bc80      	pop	{r7}
 8009a66:	4770      	bx	lr

08009a68 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a76:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d01c      	beq.n	8009abc <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d115      	bne.n	8009ab8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009aaa:	b29b      	uxth	r3, r3
 8009aac:	2181      	movs	r1, #129	; 0x81
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f001 fcdb 	bl	800b46a <USBD_LL_Transmit>

      return USBD_OK;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	e002      	b.n	8009abe <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e000      	b.n	8009abe <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009abc:	2302      	movs	r3, #2
  }
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b084      	sub	sp, #16
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ad4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d017      	beq.n	8009b10 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	7c1b      	ldrb	r3, [r3, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d109      	bne.n	8009afc <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009af2:	2101      	movs	r1, #1
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f001 fcdb 	bl	800b4b0 <USBD_LL_PrepareReceive>
 8009afa:	e007      	b.n	8009b0c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b02:	2340      	movs	r3, #64	; 0x40
 8009b04:	2101      	movs	r1, #1
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f001 fcd2 	bl	800b4b0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	e000      	b.n	8009b12 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009b10:	2302      	movs	r3, #2
  }
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}

08009b1a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009b1a:	b580      	push	{r7, lr}
 8009b1c:	b084      	sub	sp, #16
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	60f8      	str	r0, [r7, #12]
 8009b22:	60b9      	str	r1, [r7, #8]
 8009b24:	4613      	mov	r3, r2
 8009b26:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d101      	bne.n	8009b32 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009b2e:	2302      	movs	r3, #2
 8009b30:	e01a      	b.n	8009b68 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d003      	beq.n	8009b44 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d003      	beq.n	8009b52 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	68ba      	ldr	r2, [r7, #8]
 8009b4e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	79fa      	ldrb	r2, [r7, #7]
 8009b5e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009b60:	68f8      	ldr	r0, [r7, #12]
 8009b62:	f001 fb3f 	bl	800b1e4 <USBD_LL_Init>

  return USBD_OK;
 8009b66:	2300      	movs	r3, #0
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b085      	sub	sp, #20
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d006      	beq.n	8009b92 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	683a      	ldr	r2, [r7, #0]
 8009b88:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	73fb      	strb	r3, [r7, #15]
 8009b90:	e001      	b.n	8009b96 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009b92:	2302      	movs	r3, #2
 8009b94:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3714      	adds	r7, #20
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bc80      	pop	{r7}
 8009ba0:	4770      	bx	lr

08009ba2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b082      	sub	sp, #8
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f001 fb74 	bl	800b298 <USBD_LL_Start>

  return USBD_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009bba:	b480      	push	{r7}
 8009bbc:	b083      	sub	sp, #12
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bc80      	pop	{r7}
 8009bcc:	4770      	bx	lr

08009bce <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b084      	sub	sp, #16
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009bda:	2302      	movs	r3, #2
 8009bdc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d00c      	beq.n	8009c02 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	78fa      	ldrb	r2, [r7, #3]
 8009bf2:	4611      	mov	r1, r2
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	4798      	blx	r3
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d101      	bne.n	8009c02 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3710      	adds	r7, #16
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b082      	sub	sp, #8
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
 8009c14:	460b      	mov	r3, r1
 8009c16:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	78fa      	ldrb	r2, [r7, #3]
 8009c22:	4611      	mov	r1, r2
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	4798      	blx	r3

  return USBD_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3708      	adds	r7, #8
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b082      	sub	sp, #8
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009c42:	6839      	ldr	r1, [r7, #0]
 8009c44:	4618      	mov	r0, r3
 8009c46:	f000 fed8 	bl	800a9fa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009c58:	461a      	mov	r2, r3
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009c66:	f003 031f 	and.w	r3, r3, #31
 8009c6a:	2b02      	cmp	r3, #2
 8009c6c:	d016      	beq.n	8009c9c <USBD_LL_SetupStage+0x6a>
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d81c      	bhi.n	8009cac <USBD_LL_SetupStage+0x7a>
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <USBD_LL_SetupStage+0x4a>
 8009c76:	2b01      	cmp	r3, #1
 8009c78:	d008      	beq.n	8009c8c <USBD_LL_SetupStage+0x5a>
 8009c7a:	e017      	b.n	8009cac <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009c82:	4619      	mov	r1, r3
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 f9cb 	bl	800a020 <USBD_StdDevReq>
      break;
 8009c8a:	e01a      	b.n	8009cc2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009c92:	4619      	mov	r1, r3
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 fa2d 	bl	800a0f4 <USBD_StdItfReq>
      break;
 8009c9a:	e012      	b.n	8009cc2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009ca2:	4619      	mov	r1, r3
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 fa6d 	bl	800a184 <USBD_StdEPReq>
      break;
 8009caa:	e00a      	b.n	8009cc2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009cb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	4619      	mov	r1, r3
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f001 fb4c 	bl	800b358 <USBD_LL_StallEP>
      break;
 8009cc0:	bf00      	nop
  }

  return USBD_OK;
 8009cc2:	2300      	movs	r3, #0
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3708      	adds	r7, #8
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}

08009ccc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b086      	sub	sp, #24
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	460b      	mov	r3, r1
 8009cd6:	607a      	str	r2, [r7, #4]
 8009cd8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009cda:	7afb      	ldrb	r3, [r7, #11]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d14b      	bne.n	8009d78 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009ce6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d134      	bne.n	8009d5c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	68da      	ldr	r2, [r3, #12]
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d919      	bls.n	8009d32 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	68da      	ldr	r2, [r3, #12]
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	691b      	ldr	r3, [r3, #16]
 8009d06:	1ad2      	subs	r2, r2, r3
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	68da      	ldr	r2, [r3, #12]
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d203      	bcs.n	8009d20 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009d1c:	b29b      	uxth	r3, r3
 8009d1e:	e002      	b.n	8009d26 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009d24:	b29b      	uxth	r3, r3
 8009d26:	461a      	mov	r2, r3
 8009d28:	6879      	ldr	r1, [r7, #4]
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f000 ff57 	bl	800abde <USBD_CtlContinueRx>
 8009d30:	e038      	b.n	8009da4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d38:	691b      	ldr	r3, [r3, #16]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00a      	beq.n	8009d54 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d44:	2b03      	cmp	r3, #3
 8009d46:	d105      	bne.n	8009d54 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f000 ff54 	bl	800ac02 <USBD_CtlSendStatus>
 8009d5a:	e023      	b.n	8009da4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d62:	2b05      	cmp	r3, #5
 8009d64:	d11e      	bne.n	8009da4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009d6e:	2100      	movs	r1, #0
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f001 faf1 	bl	800b358 <USBD_LL_StallEP>
 8009d76:	e015      	b.n	8009da4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d7e:	699b      	ldr	r3, [r3, #24]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d00d      	beq.n	8009da0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d8a:	2b03      	cmp	r3, #3
 8009d8c:	d108      	bne.n	8009da0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	7afa      	ldrb	r2, [r7, #11]
 8009d98:	4611      	mov	r1, r2
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	4798      	blx	r3
 8009d9e:	e001      	b.n	8009da4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009da0:	2302      	movs	r3, #2
 8009da2:	e000      	b.n	8009da6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009da4:	2300      	movs	r3, #0
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3718      	adds	r7, #24
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}

08009dae <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b086      	sub	sp, #24
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	60f8      	str	r0, [r7, #12]
 8009db6:	460b      	mov	r3, r1
 8009db8:	607a      	str	r2, [r7, #4]
 8009dba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009dbc:	7afb      	ldrb	r3, [r7, #11]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d17f      	bne.n	8009ec2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	3314      	adds	r3, #20
 8009dc6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009dce:	2b02      	cmp	r3, #2
 8009dd0:	d15c      	bne.n	8009e8c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	68da      	ldr	r2, [r3, #12]
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	691b      	ldr	r3, [r3, #16]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d915      	bls.n	8009e0a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	68da      	ldr	r2, [r3, #12]
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	691b      	ldr	r3, [r3, #16]
 8009de6:	1ad2      	subs	r2, r2, r3
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	b29b      	uxth	r3, r3
 8009df2:	461a      	mov	r2, r3
 8009df4:	6879      	ldr	r1, [r7, #4]
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	f000 fec1 	bl	800ab7e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	2200      	movs	r2, #0
 8009e00:	2100      	movs	r1, #0
 8009e02:	68f8      	ldr	r0, [r7, #12]
 8009e04:	f001 fb54 	bl	800b4b0 <USBD_LL_PrepareReceive>
 8009e08:	e04e      	b.n	8009ea8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	697a      	ldr	r2, [r7, #20]
 8009e10:	6912      	ldr	r2, [r2, #16]
 8009e12:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e16:	fb01 f202 	mul.w	r2, r1, r2
 8009e1a:	1a9b      	subs	r3, r3, r2
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d11c      	bne.n	8009e5a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	689a      	ldr	r2, [r3, #8]
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d316      	bcc.n	8009e5a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	689a      	ldr	r2, [r3, #8]
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d20f      	bcs.n	8009e5a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f000 fe9d 	bl	800ab7e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2200      	movs	r2, #0
 8009e48:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	2200      	movs	r2, #0
 8009e50:	2100      	movs	r1, #0
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f001 fb2c 	bl	800b4b0 <USBD_LL_PrepareReceive>
 8009e58:	e026      	b.n	8009ea8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d00a      	beq.n	8009e7c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e6c:	2b03      	cmp	r3, #3
 8009e6e:	d105      	bne.n	8009e7c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009e7c:	2180      	movs	r1, #128	; 0x80
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f001 fa6a 	bl	800b358 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009e84:	68f8      	ldr	r0, [r7, #12]
 8009e86:	f000 fecf 	bl	800ac28 <USBD_CtlReceiveStatus>
 8009e8a:	e00d      	b.n	8009ea8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009e92:	2b04      	cmp	r3, #4
 8009e94:	d004      	beq.n	8009ea0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d103      	bne.n	8009ea8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009ea0:	2180      	movs	r1, #128	; 0x80
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	f001 fa58 	bl	800b358 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d11d      	bne.n	8009eee <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009eb2:	68f8      	ldr	r0, [r7, #12]
 8009eb4:	f7ff fe81 	bl	8009bba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009ec0:	e015      	b.n	8009eee <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ec8:	695b      	ldr	r3, [r3, #20]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d00d      	beq.n	8009eea <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ed4:	2b03      	cmp	r3, #3
 8009ed6:	d108      	bne.n	8009eea <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ede:	695b      	ldr	r3, [r3, #20]
 8009ee0:	7afa      	ldrb	r2, [r7, #11]
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	4798      	blx	r3
 8009ee8:	e001      	b.n	8009eee <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009eea:	2302      	movs	r3, #2
 8009eec:	e000      	b.n	8009ef0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009eee:	2300      	movs	r3, #0
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3718      	adds	r7, #24
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f00:	2340      	movs	r3, #64	; 0x40
 8009f02:	2200      	movs	r2, #0
 8009f04:	2100      	movs	r1, #0
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f001 f9e1 	bl	800b2ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2240      	movs	r2, #64	; 0x40
 8009f18:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f1c:	2340      	movs	r3, #64	; 0x40
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2180      	movs	r1, #128	; 0x80
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f001 f9d3 	bl	800b2ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2240      	movs	r2, #64	; 0x40
 8009f32:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d009      	beq.n	8009f70 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	6852      	ldr	r2, [r2, #4]
 8009f68:	b2d2      	uxtb	r2, r2
 8009f6a:	4611      	mov	r1, r2
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	4798      	blx	r3
  }

  return USBD_OK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3708      	adds	r7, #8
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009f7a:	b480      	push	{r7}
 8009f7c:	b083      	sub	sp, #12
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	460b      	mov	r3, r1
 8009f84:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	78fa      	ldrb	r2, [r7, #3]
 8009f8a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	370c      	adds	r7, #12
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bc80      	pop	{r7}
 8009f96:	4770      	bx	lr

08009f98 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2204      	movs	r2, #4
 8009fb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	370c      	adds	r7, #12
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bc80      	pop	{r7}
 8009fbe:	4770      	bx	lr

08009fc0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fce:	2b04      	cmp	r3, #4
 8009fd0:	d105      	bne.n	8009fde <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	370c      	adds	r7, #12
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bc80      	pop	{r7}
 8009fe8:	4770      	bx	lr

08009fea <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b082      	sub	sp, #8
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ff8:	2b03      	cmp	r3, #3
 8009ffa:	d10b      	bne.n	800a014 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a002:	69db      	ldr	r3, [r3, #28]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d005      	beq.n	800a014 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a00e:	69db      	ldr	r3, [r3, #28]
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a014:	2300      	movs	r3, #0
}
 800a016:	4618      	mov	r0, r3
 800a018:	3708      	adds	r7, #8
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}
	...

0800a020 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a02a:	2300      	movs	r3, #0
 800a02c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a036:	2b40      	cmp	r3, #64	; 0x40
 800a038:	d005      	beq.n	800a046 <USBD_StdDevReq+0x26>
 800a03a:	2b40      	cmp	r3, #64	; 0x40
 800a03c:	d84f      	bhi.n	800a0de <USBD_StdDevReq+0xbe>
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d009      	beq.n	800a056 <USBD_StdDevReq+0x36>
 800a042:	2b20      	cmp	r3, #32
 800a044:	d14b      	bne.n	800a0de <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	6839      	ldr	r1, [r7, #0]
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	4798      	blx	r3
      break;
 800a054:	e048      	b.n	800a0e8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	785b      	ldrb	r3, [r3, #1]
 800a05a:	2b09      	cmp	r3, #9
 800a05c:	d839      	bhi.n	800a0d2 <USBD_StdDevReq+0xb2>
 800a05e:	a201      	add	r2, pc, #4	; (adr r2, 800a064 <USBD_StdDevReq+0x44>)
 800a060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a064:	0800a0b5 	.word	0x0800a0b5
 800a068:	0800a0c9 	.word	0x0800a0c9
 800a06c:	0800a0d3 	.word	0x0800a0d3
 800a070:	0800a0bf 	.word	0x0800a0bf
 800a074:	0800a0d3 	.word	0x0800a0d3
 800a078:	0800a097 	.word	0x0800a097
 800a07c:	0800a08d 	.word	0x0800a08d
 800a080:	0800a0d3 	.word	0x0800a0d3
 800a084:	0800a0ab 	.word	0x0800a0ab
 800a088:	0800a0a1 	.word	0x0800a0a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a08c:	6839      	ldr	r1, [r7, #0]
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 f9dc 	bl	800a44c <USBD_GetDescriptor>
          break;
 800a094:	e022      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a096:	6839      	ldr	r1, [r7, #0]
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 fb3f 	bl	800a71c <USBD_SetAddress>
          break;
 800a09e:	e01d      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 fb7e 	bl	800a7a4 <USBD_SetConfig>
          break;
 800a0a8:	e018      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a0aa:	6839      	ldr	r1, [r7, #0]
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 fc07 	bl	800a8c0 <USBD_GetConfig>
          break;
 800a0b2:	e013      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a0b4:	6839      	ldr	r1, [r7, #0]
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fc37 	bl	800a92a <USBD_GetStatus>
          break;
 800a0bc:	e00e      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a0be:	6839      	ldr	r1, [r7, #0]
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 fc65 	bl	800a990 <USBD_SetFeature>
          break;
 800a0c6:	e009      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a0c8:	6839      	ldr	r1, [r7, #0]
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 fc74 	bl	800a9b8 <USBD_ClrFeature>
          break;
 800a0d0:	e004      	b.n	800a0dc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a0d2:	6839      	ldr	r1, [r7, #0]
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 fccc 	bl	800aa72 <USBD_CtlError>
          break;
 800a0da:	bf00      	nop
      }
      break;
 800a0dc:	e004      	b.n	800a0e8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a0de:	6839      	ldr	r1, [r7, #0]
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 fcc6 	bl	800aa72 <USBD_CtlError>
      break;
 800a0e6:	bf00      	nop
  }

  return ret;
 800a0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop

0800a0f4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b084      	sub	sp, #16
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	781b      	ldrb	r3, [r3, #0]
 800a106:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a10a:	2b40      	cmp	r3, #64	; 0x40
 800a10c:	d005      	beq.n	800a11a <USBD_StdItfReq+0x26>
 800a10e:	2b40      	cmp	r3, #64	; 0x40
 800a110:	d82e      	bhi.n	800a170 <USBD_StdItfReq+0x7c>
 800a112:	2b00      	cmp	r3, #0
 800a114:	d001      	beq.n	800a11a <USBD_StdItfReq+0x26>
 800a116:	2b20      	cmp	r3, #32
 800a118:	d12a      	bne.n	800a170 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a120:	3b01      	subs	r3, #1
 800a122:	2b02      	cmp	r3, #2
 800a124:	d81d      	bhi.n	800a162 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	889b      	ldrh	r3, [r3, #4]
 800a12a:	b2db      	uxtb	r3, r3
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	d813      	bhi.n	800a158 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	6839      	ldr	r1, [r7, #0]
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	4798      	blx	r3
 800a13e:	4603      	mov	r3, r0
 800a140:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	88db      	ldrh	r3, [r3, #6]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d110      	bne.n	800a16c <USBD_StdItfReq+0x78>
 800a14a:	7bfb      	ldrb	r3, [r7, #15]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d10d      	bne.n	800a16c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 fd56 	bl	800ac02 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a156:	e009      	b.n	800a16c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a158:	6839      	ldr	r1, [r7, #0]
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 fc89 	bl	800aa72 <USBD_CtlError>
          break;
 800a160:	e004      	b.n	800a16c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a162:	6839      	ldr	r1, [r7, #0]
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fc84 	bl	800aa72 <USBD_CtlError>
          break;
 800a16a:	e000      	b.n	800a16e <USBD_StdItfReq+0x7a>
          break;
 800a16c:	bf00      	nop
      }
      break;
 800a16e:	e004      	b.n	800a17a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a170:	6839      	ldr	r1, [r7, #0]
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 fc7d 	bl	800aa72 <USBD_CtlError>
      break;
 800a178:	bf00      	nop
  }

  return USBD_OK;
 800a17a:	2300      	movs	r3, #0
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}

0800a184 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
 800a18c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a18e:	2300      	movs	r3, #0
 800a190:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	889b      	ldrh	r3, [r3, #4]
 800a196:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1a0:	2b40      	cmp	r3, #64	; 0x40
 800a1a2:	d007      	beq.n	800a1b4 <USBD_StdEPReq+0x30>
 800a1a4:	2b40      	cmp	r3, #64	; 0x40
 800a1a6:	f200 8146 	bhi.w	800a436 <USBD_StdEPReq+0x2b2>
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d00a      	beq.n	800a1c4 <USBD_StdEPReq+0x40>
 800a1ae:	2b20      	cmp	r3, #32
 800a1b0:	f040 8141 	bne.w	800a436 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1ba:	689b      	ldr	r3, [r3, #8]
 800a1bc:	6839      	ldr	r1, [r7, #0]
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	4798      	blx	r3
      break;
 800a1c2:	e13d      	b.n	800a440 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1cc:	2b20      	cmp	r3, #32
 800a1ce:	d10a      	bne.n	800a1e6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	6839      	ldr	r1, [r7, #0]
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	4798      	blx	r3
 800a1de:	4603      	mov	r3, r0
 800a1e0:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a1e2:	7bfb      	ldrb	r3, [r7, #15]
 800a1e4:	e12d      	b.n	800a442 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	785b      	ldrb	r3, [r3, #1]
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d007      	beq.n	800a1fe <USBD_StdEPReq+0x7a>
 800a1ee:	2b03      	cmp	r3, #3
 800a1f0:	f300 811b 	bgt.w	800a42a <USBD_StdEPReq+0x2a6>
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d072      	beq.n	800a2de <USBD_StdEPReq+0x15a>
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d03a      	beq.n	800a272 <USBD_StdEPReq+0xee>
 800a1fc:	e115      	b.n	800a42a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a204:	2b02      	cmp	r3, #2
 800a206:	d002      	beq.n	800a20e <USBD_StdEPReq+0x8a>
 800a208:	2b03      	cmp	r3, #3
 800a20a:	d015      	beq.n	800a238 <USBD_StdEPReq+0xb4>
 800a20c:	e02b      	b.n	800a266 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a20e:	7bbb      	ldrb	r3, [r7, #14]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00c      	beq.n	800a22e <USBD_StdEPReq+0xaa>
 800a214:	7bbb      	ldrb	r3, [r7, #14]
 800a216:	2b80      	cmp	r3, #128	; 0x80
 800a218:	d009      	beq.n	800a22e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a21a:	7bbb      	ldrb	r3, [r7, #14]
 800a21c:	4619      	mov	r1, r3
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f001 f89a 	bl	800b358 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a224:	2180      	movs	r1, #128	; 0x80
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f001 f896 	bl	800b358 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a22c:	e020      	b.n	800a270 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a22e:	6839      	ldr	r1, [r7, #0]
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 fc1e 	bl	800aa72 <USBD_CtlError>
              break;
 800a236:	e01b      	b.n	800a270 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	885b      	ldrh	r3, [r3, #2]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d10e      	bne.n	800a25e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a240:	7bbb      	ldrb	r3, [r7, #14]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d00b      	beq.n	800a25e <USBD_StdEPReq+0xda>
 800a246:	7bbb      	ldrb	r3, [r7, #14]
 800a248:	2b80      	cmp	r3, #128	; 0x80
 800a24a:	d008      	beq.n	800a25e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	88db      	ldrh	r3, [r3, #6]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d104      	bne.n	800a25e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a254:	7bbb      	ldrb	r3, [r7, #14]
 800a256:	4619      	mov	r1, r3
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f001 f87d 	bl	800b358 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 fccf 	bl	800ac02 <USBD_CtlSendStatus>

              break;
 800a264:	e004      	b.n	800a270 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a266:	6839      	ldr	r1, [r7, #0]
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 fc02 	bl	800aa72 <USBD_CtlError>
              break;
 800a26e:	bf00      	nop
          }
          break;
 800a270:	e0e0      	b.n	800a434 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a278:	2b02      	cmp	r3, #2
 800a27a:	d002      	beq.n	800a282 <USBD_StdEPReq+0xfe>
 800a27c:	2b03      	cmp	r3, #3
 800a27e:	d015      	beq.n	800a2ac <USBD_StdEPReq+0x128>
 800a280:	e026      	b.n	800a2d0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00c      	beq.n	800a2a2 <USBD_StdEPReq+0x11e>
 800a288:	7bbb      	ldrb	r3, [r7, #14]
 800a28a:	2b80      	cmp	r3, #128	; 0x80
 800a28c:	d009      	beq.n	800a2a2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a28e:	7bbb      	ldrb	r3, [r7, #14]
 800a290:	4619      	mov	r1, r3
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f001 f860 	bl	800b358 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a298:	2180      	movs	r1, #128	; 0x80
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f001 f85c 	bl	800b358 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2a0:	e01c      	b.n	800a2dc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a2a2:	6839      	ldr	r1, [r7, #0]
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 fbe4 	bl	800aa72 <USBD_CtlError>
              break;
 800a2aa:	e017      	b.n	800a2dc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	885b      	ldrh	r3, [r3, #2]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d112      	bne.n	800a2da <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a2b4:	7bbb      	ldrb	r3, [r7, #14]
 800a2b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d004      	beq.n	800a2c8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a2be:	7bbb      	ldrb	r3, [r7, #14]
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f001 f867 	bl	800b396 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f000 fc9a 	bl	800ac02 <USBD_CtlSendStatus>
              }
              break;
 800a2ce:	e004      	b.n	800a2da <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fbcd 	bl	800aa72 <USBD_CtlError>
              break;
 800a2d8:	e000      	b.n	800a2dc <USBD_StdEPReq+0x158>
              break;
 800a2da:	bf00      	nop
          }
          break;
 800a2dc:	e0aa      	b.n	800a434 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2e4:	2b02      	cmp	r3, #2
 800a2e6:	d002      	beq.n	800a2ee <USBD_StdEPReq+0x16a>
 800a2e8:	2b03      	cmp	r3, #3
 800a2ea:	d032      	beq.n	800a352 <USBD_StdEPReq+0x1ce>
 800a2ec:	e097      	b.n	800a41e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2ee:	7bbb      	ldrb	r3, [r7, #14]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d007      	beq.n	800a304 <USBD_StdEPReq+0x180>
 800a2f4:	7bbb      	ldrb	r3, [r7, #14]
 800a2f6:	2b80      	cmp	r3, #128	; 0x80
 800a2f8:	d004      	beq.n	800a304 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a2fa:	6839      	ldr	r1, [r7, #0]
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fbb8 	bl	800aa72 <USBD_CtlError>
                break;
 800a302:	e091      	b.n	800a428 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a304:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	da0b      	bge.n	800a324 <USBD_StdEPReq+0x1a0>
 800a30c:	7bbb      	ldrb	r3, [r7, #14]
 800a30e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a312:	4613      	mov	r3, r2
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	4413      	add	r3, r2
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	3310      	adds	r3, #16
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	4413      	add	r3, r2
 800a320:	3304      	adds	r3, #4
 800a322:	e00b      	b.n	800a33c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a324:	7bbb      	ldrb	r3, [r7, #14]
 800a326:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a32a:	4613      	mov	r3, r2
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	4413      	add	r3, r2
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	4413      	add	r3, r2
 800a33a:	3304      	adds	r3, #4
 800a33c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	2200      	movs	r2, #0
 800a342:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	2202      	movs	r2, #2
 800a348:	4619      	mov	r1, r3
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 fbfb 	bl	800ab46 <USBD_CtlSendData>
              break;
 800a350:	e06a      	b.n	800a428 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a352:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a356:	2b00      	cmp	r3, #0
 800a358:	da11      	bge.n	800a37e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a35a:	7bbb      	ldrb	r3, [r7, #14]
 800a35c:	f003 020f 	and.w	r2, r3, #15
 800a360:	6879      	ldr	r1, [r7, #4]
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	440b      	add	r3, r1
 800a36c:	3318      	adds	r3, #24
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d117      	bne.n	800a3a4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 fb7b 	bl	800aa72 <USBD_CtlError>
                  break;
 800a37c:	e054      	b.n	800a428 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a37e:	7bbb      	ldrb	r3, [r7, #14]
 800a380:	f003 020f 	and.w	r2, r3, #15
 800a384:	6879      	ldr	r1, [r7, #4]
 800a386:	4613      	mov	r3, r2
 800a388:	009b      	lsls	r3, r3, #2
 800a38a:	4413      	add	r3, r2
 800a38c:	009b      	lsls	r3, r3, #2
 800a38e:	440b      	add	r3, r1
 800a390:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d104      	bne.n	800a3a4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a39a:	6839      	ldr	r1, [r7, #0]
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 fb68 	bl	800aa72 <USBD_CtlError>
                  break;
 800a3a2:	e041      	b.n	800a428 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	da0b      	bge.n	800a3c4 <USBD_StdEPReq+0x240>
 800a3ac:	7bbb      	ldrb	r3, [r7, #14]
 800a3ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	4413      	add	r3, r2
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	3310      	adds	r3, #16
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	4413      	add	r3, r2
 800a3c0:	3304      	adds	r3, #4
 800a3c2:	e00b      	b.n	800a3dc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3c4:	7bbb      	ldrb	r3, [r7, #14]
 800a3c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3ca:	4613      	mov	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4413      	add	r3, r2
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	4413      	add	r3, r2
 800a3da:	3304      	adds	r3, #4
 800a3dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a3de:	7bbb      	ldrb	r3, [r7, #14]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d002      	beq.n	800a3ea <USBD_StdEPReq+0x266>
 800a3e4:	7bbb      	ldrb	r3, [r7, #14]
 800a3e6:	2b80      	cmp	r3, #128	; 0x80
 800a3e8:	d103      	bne.n	800a3f2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	601a      	str	r2, [r3, #0]
 800a3f0:	e00e      	b.n	800a410 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a3f2:	7bbb      	ldrb	r3, [r7, #14]
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 ffec 	bl	800b3d4 <USBD_LL_IsStallEP>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d003      	beq.n	800a40a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	2201      	movs	r2, #1
 800a406:	601a      	str	r2, [r3, #0]
 800a408:	e002      	b.n	800a410 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	2200      	movs	r2, #0
 800a40e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	2202      	movs	r2, #2
 800a414:	4619      	mov	r1, r3
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 fb95 	bl	800ab46 <USBD_CtlSendData>
              break;
 800a41c:	e004      	b.n	800a428 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a41e:	6839      	ldr	r1, [r7, #0]
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 fb26 	bl	800aa72 <USBD_CtlError>
              break;
 800a426:	bf00      	nop
          }
          break;
 800a428:	e004      	b.n	800a434 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a42a:	6839      	ldr	r1, [r7, #0]
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f000 fb20 	bl	800aa72 <USBD_CtlError>
          break;
 800a432:	bf00      	nop
      }
      break;
 800a434:	e004      	b.n	800a440 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a436:	6839      	ldr	r1, [r7, #0]
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 fb1a 	bl	800aa72 <USBD_CtlError>
      break;
 800a43e:	bf00      	nop
  }

  return ret;
 800a440:	7bfb      	ldrb	r3, [r7, #15]
}
 800a442:	4618      	mov	r0, r3
 800a444:	3710      	adds	r7, #16
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
	...

0800a44c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b084      	sub	sp, #16
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a456:	2300      	movs	r3, #0
 800a458:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a45a:	2300      	movs	r3, #0
 800a45c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a45e:	2300      	movs	r3, #0
 800a460:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	885b      	ldrh	r3, [r3, #2]
 800a466:	0a1b      	lsrs	r3, r3, #8
 800a468:	b29b      	uxth	r3, r3
 800a46a:	3b01      	subs	r3, #1
 800a46c:	2b06      	cmp	r3, #6
 800a46e:	f200 8128 	bhi.w	800a6c2 <USBD_GetDescriptor+0x276>
 800a472:	a201      	add	r2, pc, #4	; (adr r2, 800a478 <USBD_GetDescriptor+0x2c>)
 800a474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a478:	0800a495 	.word	0x0800a495
 800a47c:	0800a4ad 	.word	0x0800a4ad
 800a480:	0800a4ed 	.word	0x0800a4ed
 800a484:	0800a6c3 	.word	0x0800a6c3
 800a488:	0800a6c3 	.word	0x0800a6c3
 800a48c:	0800a663 	.word	0x0800a663
 800a490:	0800a68f 	.word	0x0800a68f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	7c12      	ldrb	r2, [r2, #16]
 800a4a0:	f107 0108 	add.w	r1, r7, #8
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	4798      	blx	r3
 800a4a8:	60f8      	str	r0, [r7, #12]
      break;
 800a4aa:	e112      	b.n	800a6d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	7c1b      	ldrb	r3, [r3, #16]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10d      	bne.n	800a4d0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4bc:	f107 0208 	add.w	r2, r7, #8
 800a4c0:	4610      	mov	r0, r2
 800a4c2:	4798      	blx	r3
 800a4c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	2202      	movs	r2, #2
 800a4cc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a4ce:	e100      	b.n	800a6d2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d8:	f107 0208 	add.w	r2, r7, #8
 800a4dc:	4610      	mov	r0, r2
 800a4de:	4798      	blx	r3
 800a4e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	2202      	movs	r2, #2
 800a4e8:	701a      	strb	r2, [r3, #0]
      break;
 800a4ea:	e0f2      	b.n	800a6d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	885b      	ldrh	r3, [r3, #2]
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b05      	cmp	r3, #5
 800a4f4:	f200 80ac 	bhi.w	800a650 <USBD_GetDescriptor+0x204>
 800a4f8:	a201      	add	r2, pc, #4	; (adr r2, 800a500 <USBD_GetDescriptor+0xb4>)
 800a4fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4fe:	bf00      	nop
 800a500:	0800a519 	.word	0x0800a519
 800a504:	0800a54d 	.word	0x0800a54d
 800a508:	0800a581 	.word	0x0800a581
 800a50c:	0800a5b5 	.word	0x0800a5b5
 800a510:	0800a5e9 	.word	0x0800a5e9
 800a514:	0800a61d 	.word	0x0800a61d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00b      	beq.n	800a53c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	7c12      	ldrb	r2, [r2, #16]
 800a530:	f107 0108 	add.w	r1, r7, #8
 800a534:	4610      	mov	r0, r2
 800a536:	4798      	blx	r3
 800a538:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a53a:	e091      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a53c:	6839      	ldr	r1, [r7, #0]
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 fa97 	bl	800aa72 <USBD_CtlError>
            err++;
 800a544:	7afb      	ldrb	r3, [r7, #11]
 800a546:	3301      	adds	r3, #1
 800a548:	72fb      	strb	r3, [r7, #11]
          break;
 800a54a:	e089      	b.n	800a660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d00b      	beq.n	800a570 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	7c12      	ldrb	r2, [r2, #16]
 800a564:	f107 0108 	add.w	r1, r7, #8
 800a568:	4610      	mov	r0, r2
 800a56a:	4798      	blx	r3
 800a56c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a56e:	e077      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a570:	6839      	ldr	r1, [r7, #0]
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fa7d 	bl	800aa72 <USBD_CtlError>
            err++;
 800a578:	7afb      	ldrb	r3, [r7, #11]
 800a57a:	3301      	adds	r3, #1
 800a57c:	72fb      	strb	r3, [r7, #11]
          break;
 800a57e:	e06f      	b.n	800a660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00b      	beq.n	800a5a4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	7c12      	ldrb	r2, [r2, #16]
 800a598:	f107 0108 	add.w	r1, r7, #8
 800a59c:	4610      	mov	r0, r2
 800a59e:	4798      	blx	r3
 800a5a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5a2:	e05d      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5a4:	6839      	ldr	r1, [r7, #0]
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 fa63 	bl	800aa72 <USBD_CtlError>
            err++;
 800a5ac:	7afb      	ldrb	r3, [r7, #11]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	72fb      	strb	r3, [r7, #11]
          break;
 800a5b2:	e055      	b.n	800a660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00b      	beq.n	800a5d8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	7c12      	ldrb	r2, [r2, #16]
 800a5cc:	f107 0108 	add.w	r1, r7, #8
 800a5d0:	4610      	mov	r0, r2
 800a5d2:	4798      	blx	r3
 800a5d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5d6:	e043      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5d8:	6839      	ldr	r1, [r7, #0]
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 fa49 	bl	800aa72 <USBD_CtlError>
            err++;
 800a5e0:	7afb      	ldrb	r3, [r7, #11]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	72fb      	strb	r3, [r7, #11]
          break;
 800a5e6:	e03b      	b.n	800a660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5ee:	695b      	ldr	r3, [r3, #20]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00b      	beq.n	800a60c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5fa:	695b      	ldr	r3, [r3, #20]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	7c12      	ldrb	r2, [r2, #16]
 800a600:	f107 0108 	add.w	r1, r7, #8
 800a604:	4610      	mov	r0, r2
 800a606:	4798      	blx	r3
 800a608:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a60a:	e029      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a60c:	6839      	ldr	r1, [r7, #0]
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fa2f 	bl	800aa72 <USBD_CtlError>
            err++;
 800a614:	7afb      	ldrb	r3, [r7, #11]
 800a616:	3301      	adds	r3, #1
 800a618:	72fb      	strb	r3, [r7, #11]
          break;
 800a61a:	e021      	b.n	800a660 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d00b      	beq.n	800a640 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a62e:	699b      	ldr	r3, [r3, #24]
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	7c12      	ldrb	r2, [r2, #16]
 800a634:	f107 0108 	add.w	r1, r7, #8
 800a638:	4610      	mov	r0, r2
 800a63a:	4798      	blx	r3
 800a63c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a63e:	e00f      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a640:	6839      	ldr	r1, [r7, #0]
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 fa15 	bl	800aa72 <USBD_CtlError>
            err++;
 800a648:	7afb      	ldrb	r3, [r7, #11]
 800a64a:	3301      	adds	r3, #1
 800a64c:	72fb      	strb	r3, [r7, #11]
          break;
 800a64e:	e007      	b.n	800a660 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a650:	6839      	ldr	r1, [r7, #0]
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 fa0d 	bl	800aa72 <USBD_CtlError>
          err++;
 800a658:	7afb      	ldrb	r3, [r7, #11]
 800a65a:	3301      	adds	r3, #1
 800a65c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a65e:	e038      	b.n	800a6d2 <USBD_GetDescriptor+0x286>
 800a660:	e037      	b.n	800a6d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	7c1b      	ldrb	r3, [r3, #16]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d109      	bne.n	800a67e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a672:	f107 0208 	add.w	r2, r7, #8
 800a676:	4610      	mov	r0, r2
 800a678:	4798      	blx	r3
 800a67a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a67c:	e029      	b.n	800a6d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a67e:	6839      	ldr	r1, [r7, #0]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 f9f6 	bl	800aa72 <USBD_CtlError>
        err++;
 800a686:	7afb      	ldrb	r3, [r7, #11]
 800a688:	3301      	adds	r3, #1
 800a68a:	72fb      	strb	r3, [r7, #11]
      break;
 800a68c:	e021      	b.n	800a6d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	7c1b      	ldrb	r3, [r3, #16]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d10d      	bne.n	800a6b2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a69e:	f107 0208 	add.w	r2, r7, #8
 800a6a2:	4610      	mov	r0, r2
 800a6a4:	4798      	blx	r3
 800a6a6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	2207      	movs	r2, #7
 800a6ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6b0:	e00f      	b.n	800a6d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a6b2:	6839      	ldr	r1, [r7, #0]
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 f9dc 	bl	800aa72 <USBD_CtlError>
        err++;
 800a6ba:	7afb      	ldrb	r3, [r7, #11]
 800a6bc:	3301      	adds	r3, #1
 800a6be:	72fb      	strb	r3, [r7, #11]
      break;
 800a6c0:	e007      	b.n	800a6d2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a6c2:	6839      	ldr	r1, [r7, #0]
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 f9d4 	bl	800aa72 <USBD_CtlError>
      err++;
 800a6ca:	7afb      	ldrb	r3, [r7, #11]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	72fb      	strb	r3, [r7, #11]
      break;
 800a6d0:	bf00      	nop
  }

  if (err != 0U)
 800a6d2:	7afb      	ldrb	r3, [r7, #11]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d11c      	bne.n	800a712 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a6d8:	893b      	ldrh	r3, [r7, #8]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d011      	beq.n	800a702 <USBD_GetDescriptor+0x2b6>
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	88db      	ldrh	r3, [r3, #6]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00d      	beq.n	800a702 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	88da      	ldrh	r2, [r3, #6]
 800a6ea:	893b      	ldrh	r3, [r7, #8]
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	bf28      	it	cs
 800a6f0:	4613      	movcs	r3, r2
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a6f6:	893b      	ldrh	r3, [r7, #8]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	68f9      	ldr	r1, [r7, #12]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fa22 	bl	800ab46 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	88db      	ldrh	r3, [r3, #6]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d104      	bne.n	800a714 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 fa79 	bl	800ac02 <USBD_CtlSendStatus>
 800a710:	e000      	b.n	800a714 <USBD_GetDescriptor+0x2c8>
    return;
 800a712:	bf00      	nop
    }
  }
}
 800a714:	3710      	adds	r7, #16
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop

0800a71c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b084      	sub	sp, #16
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	889b      	ldrh	r3, [r3, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d130      	bne.n	800a790 <USBD_SetAddress+0x74>
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	88db      	ldrh	r3, [r3, #6]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d12c      	bne.n	800a790 <USBD_SetAddress+0x74>
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	885b      	ldrh	r3, [r3, #2]
 800a73a:	2b7f      	cmp	r3, #127	; 0x7f
 800a73c:	d828      	bhi.n	800a790 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	885b      	ldrh	r3, [r3, #2]
 800a742:	b2db      	uxtb	r3, r3
 800a744:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a748:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a750:	2b03      	cmp	r3, #3
 800a752:	d104      	bne.n	800a75e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a754:	6839      	ldr	r1, [r7, #0]
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 f98b 	bl	800aa72 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a75c:	e01d      	b.n	800a79a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	7bfa      	ldrb	r2, [r7, #15]
 800a762:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a766:	7bfb      	ldrb	r3, [r7, #15]
 800a768:	4619      	mov	r1, r3
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 fe5e 	bl	800b42c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 fa46 	bl	800ac02 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a776:	7bfb      	ldrb	r3, [r7, #15]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d004      	beq.n	800a786 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2202      	movs	r2, #2
 800a780:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a784:	e009      	b.n	800a79a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2201      	movs	r2, #1
 800a78a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a78e:	e004      	b.n	800a79a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a790:	6839      	ldr	r1, [r7, #0]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f000 f96d 	bl	800aa72 <USBD_CtlError>
  }
}
 800a798:	bf00      	nop
 800a79a:	bf00      	nop
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
	...

0800a7a4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	885b      	ldrh	r3, [r3, #2]
 800a7b2:	b2da      	uxtb	r2, r3
 800a7b4:	4b41      	ldr	r3, [pc, #260]	; (800a8bc <USBD_SetConfig+0x118>)
 800a7b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a7b8:	4b40      	ldr	r3, [pc, #256]	; (800a8bc <USBD_SetConfig+0x118>)
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d904      	bls.n	800a7ca <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a7c0:	6839      	ldr	r1, [r7, #0]
 800a7c2:	6878      	ldr	r0, [r7, #4]
 800a7c4:	f000 f955 	bl	800aa72 <USBD_CtlError>
 800a7c8:	e075      	b.n	800a8b6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7d0:	2b02      	cmp	r3, #2
 800a7d2:	d002      	beq.n	800a7da <USBD_SetConfig+0x36>
 800a7d4:	2b03      	cmp	r3, #3
 800a7d6:	d023      	beq.n	800a820 <USBD_SetConfig+0x7c>
 800a7d8:	e062      	b.n	800a8a0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a7da:	4b38      	ldr	r3, [pc, #224]	; (800a8bc <USBD_SetConfig+0x118>)
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d01a      	beq.n	800a818 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a7e2:	4b36      	ldr	r3, [pc, #216]	; (800a8bc <USBD_SetConfig+0x118>)
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2203      	movs	r2, #3
 800a7f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a7f4:	4b31      	ldr	r3, [pc, #196]	; (800a8bc <USBD_SetConfig+0x118>)
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f7ff f9e7 	bl	8009bce <USBD_SetClassConfig>
 800a800:	4603      	mov	r3, r0
 800a802:	2b02      	cmp	r3, #2
 800a804:	d104      	bne.n	800a810 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a806:	6839      	ldr	r1, [r7, #0]
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 f932 	bl	800aa72 <USBD_CtlError>
            return;
 800a80e:	e052      	b.n	800a8b6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f000 f9f6 	bl	800ac02 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a816:	e04e      	b.n	800a8b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f000 f9f2 	bl	800ac02 <USBD_CtlSendStatus>
        break;
 800a81e:	e04a      	b.n	800a8b6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a820:	4b26      	ldr	r3, [pc, #152]	; (800a8bc <USBD_SetConfig+0x118>)
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d112      	bne.n	800a84e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2202      	movs	r2, #2
 800a82c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a830:	4b22      	ldr	r3, [pc, #136]	; (800a8bc <USBD_SetConfig+0x118>)
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	461a      	mov	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a83a:	4b20      	ldr	r3, [pc, #128]	; (800a8bc <USBD_SetConfig+0x118>)
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	4619      	mov	r1, r3
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f7ff f9e3 	bl	8009c0c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 f9db 	bl	800ac02 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a84c:	e033      	b.n	800a8b6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a84e:	4b1b      	ldr	r3, [pc, #108]	; (800a8bc <USBD_SetConfig+0x118>)
 800a850:	781b      	ldrb	r3, [r3, #0]
 800a852:	461a      	mov	r2, r3
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d01d      	beq.n	800a898 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	b2db      	uxtb	r3, r3
 800a862:	4619      	mov	r1, r3
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7ff f9d1 	bl	8009c0c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a86a:	4b14      	ldr	r3, [pc, #80]	; (800a8bc <USBD_SetConfig+0x118>)
 800a86c:	781b      	ldrb	r3, [r3, #0]
 800a86e:	461a      	mov	r2, r3
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a874:	4b11      	ldr	r3, [pc, #68]	; (800a8bc <USBD_SetConfig+0x118>)
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f7ff f9a7 	bl	8009bce <USBD_SetClassConfig>
 800a880:	4603      	mov	r3, r0
 800a882:	2b02      	cmp	r3, #2
 800a884:	d104      	bne.n	800a890 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a886:	6839      	ldr	r1, [r7, #0]
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f8f2 	bl	800aa72 <USBD_CtlError>
            return;
 800a88e:	e012      	b.n	800a8b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f9b6 	bl	800ac02 <USBD_CtlSendStatus>
        break;
 800a896:	e00e      	b.n	800a8b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 f9b2 	bl	800ac02 <USBD_CtlSendStatus>
        break;
 800a89e:	e00a      	b.n	800a8b6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a8a0:	6839      	ldr	r1, [r7, #0]
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 f8e5 	bl	800aa72 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a8a8:	4b04      	ldr	r3, [pc, #16]	; (800a8bc <USBD_SetConfig+0x118>)
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f7ff f9ac 	bl	8009c0c <USBD_ClrClassConfig>
        break;
 800a8b4:	bf00      	nop
    }
  }
}
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}
 800a8bc:	20000440 	.word	0x20000440

0800a8c0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	88db      	ldrh	r3, [r3, #6]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d004      	beq.n	800a8dc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a8d2:	6839      	ldr	r1, [r7, #0]
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 f8cc 	bl	800aa72 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a8da:	e022      	b.n	800a922 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8e2:	2b02      	cmp	r3, #2
 800a8e4:	dc02      	bgt.n	800a8ec <USBD_GetConfig+0x2c>
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	dc03      	bgt.n	800a8f2 <USBD_GetConfig+0x32>
 800a8ea:	e015      	b.n	800a918 <USBD_GetConfig+0x58>
 800a8ec:	2b03      	cmp	r3, #3
 800a8ee:	d00b      	beq.n	800a908 <USBD_GetConfig+0x48>
 800a8f0:	e012      	b.n	800a918 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	3308      	adds	r3, #8
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	4619      	mov	r1, r3
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f000 f920 	bl	800ab46 <USBD_CtlSendData>
        break;
 800a906:	e00c      	b.n	800a922 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	3304      	adds	r3, #4
 800a90c:	2201      	movs	r2, #1
 800a90e:	4619      	mov	r1, r3
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 f918 	bl	800ab46 <USBD_CtlSendData>
        break;
 800a916:	e004      	b.n	800a922 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a918:	6839      	ldr	r1, [r7, #0]
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f000 f8a9 	bl	800aa72 <USBD_CtlError>
        break;
 800a920:	bf00      	nop
}
 800a922:	bf00      	nop
 800a924:	3708      	adds	r7, #8
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}

0800a92a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a92a:	b580      	push	{r7, lr}
 800a92c:	b082      	sub	sp, #8
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a93a:	3b01      	subs	r3, #1
 800a93c:	2b02      	cmp	r3, #2
 800a93e:	d81e      	bhi.n	800a97e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	88db      	ldrh	r3, [r3, #6]
 800a944:	2b02      	cmp	r3, #2
 800a946:	d004      	beq.n	800a952 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a948:	6839      	ldr	r1, [r7, #0]
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f891 	bl	800aa72 <USBD_CtlError>
        break;
 800a950:	e01a      	b.n	800a988 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2201      	movs	r2, #1
 800a956:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d005      	beq.n	800a96e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	68db      	ldr	r3, [r3, #12]
 800a966:	f043 0202 	orr.w	r2, r3, #2
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	330c      	adds	r3, #12
 800a972:	2202      	movs	r2, #2
 800a974:	4619      	mov	r1, r3
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f000 f8e5 	bl	800ab46 <USBD_CtlSendData>
      break;
 800a97c:	e004      	b.n	800a988 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a97e:	6839      	ldr	r1, [r7, #0]
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 f876 	bl	800aa72 <USBD_CtlError>
      break;
 800a986:	bf00      	nop
  }
}
 800a988:	bf00      	nop
 800a98a:	3708      	adds	r7, #8
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	885b      	ldrh	r3, [r3, #2]
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d106      	bne.n	800a9b0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f929 	bl	800ac02 <USBD_CtlSendStatus>
  }
}
 800a9b0:	bf00      	nop
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b082      	sub	sp, #8
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9c8:	3b01      	subs	r3, #1
 800a9ca:	2b02      	cmp	r3, #2
 800a9cc:	d80b      	bhi.n	800a9e6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	885b      	ldrh	r3, [r3, #2]
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d10c      	bne.n	800a9f0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 f90f 	bl	800ac02 <USBD_CtlSendStatus>
      }
      break;
 800a9e4:	e004      	b.n	800a9f0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a9e6:	6839      	ldr	r1, [r7, #0]
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f000 f842 	bl	800aa72 <USBD_CtlError>
      break;
 800a9ee:	e000      	b.n	800a9f2 <USBD_ClrFeature+0x3a>
      break;
 800a9f0:	bf00      	nop
  }
}
 800a9f2:	bf00      	nop
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}

0800a9fa <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a9fa:	b480      	push	{r7}
 800a9fc:	b083      	sub	sp, #12
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
 800aa02:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	781a      	ldrb	r2, [r3, #0]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	785a      	ldrb	r2, [r3, #1]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	3302      	adds	r3, #2
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	b29a      	uxth	r2, r3
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	3303      	adds	r3, #3
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	b29b      	uxth	r3, r3
 800aa24:	021b      	lsls	r3, r3, #8
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	4413      	add	r3, r2
 800aa2a:	b29a      	uxth	r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	3304      	adds	r3, #4
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	b29a      	uxth	r2, r3
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	3305      	adds	r3, #5
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	021b      	lsls	r3, r3, #8
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	4413      	add	r3, r2
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	3306      	adds	r3, #6
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	b29a      	uxth	r2, r3
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	3307      	adds	r3, #7
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	b29b      	uxth	r3, r3
 800aa5c:	021b      	lsls	r3, r3, #8
 800aa5e:	b29b      	uxth	r3, r3
 800aa60:	4413      	add	r3, r2
 800aa62:	b29a      	uxth	r2, r3
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	80da      	strh	r2, [r3, #6]

}
 800aa68:	bf00      	nop
 800aa6a:	370c      	adds	r7, #12
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bc80      	pop	{r7}
 800aa70:	4770      	bx	lr

0800aa72 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800aa72:	b580      	push	{r7, lr}
 800aa74:	b082      	sub	sp, #8
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	6078      	str	r0, [r7, #4]
 800aa7a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800aa7c:	2180      	movs	r1, #128	; 0x80
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 fc6a 	bl	800b358 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800aa84:	2100      	movs	r1, #0
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 fc66 	bl	800b358 <USBD_LL_StallEP>
}
 800aa8c:	bf00      	nop
 800aa8e:	3708      	adds	r7, #8
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b086      	sub	sp, #24
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d032      	beq.n	800ab10 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800aaaa:	68f8      	ldr	r0, [r7, #12]
 800aaac:	f000 f834 	bl	800ab18 <USBD_GetLen>
 800aab0:	4603      	mov	r3, r0
 800aab2:	3301      	adds	r3, #1
 800aab4:	b29b      	uxth	r3, r3
 800aab6:	005b      	lsls	r3, r3, #1
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800aabe:	7dfb      	ldrb	r3, [r7, #23]
 800aac0:	1c5a      	adds	r2, r3, #1
 800aac2:	75fa      	strb	r2, [r7, #23]
 800aac4:	461a      	mov	r2, r3
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	4413      	add	r3, r2
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	7812      	ldrb	r2, [r2, #0]
 800aace:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800aad0:	7dfb      	ldrb	r3, [r7, #23]
 800aad2:	1c5a      	adds	r2, r3, #1
 800aad4:	75fa      	strb	r2, [r7, #23]
 800aad6:	461a      	mov	r2, r3
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	4413      	add	r3, r2
 800aadc:	2203      	movs	r2, #3
 800aade:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800aae0:	e012      	b.n	800ab08 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	1c5a      	adds	r2, r3, #1
 800aae6:	60fa      	str	r2, [r7, #12]
 800aae8:	7dfa      	ldrb	r2, [r7, #23]
 800aaea:	1c51      	adds	r1, r2, #1
 800aaec:	75f9      	strb	r1, [r7, #23]
 800aaee:	4611      	mov	r1, r2
 800aaf0:	68ba      	ldr	r2, [r7, #8]
 800aaf2:	440a      	add	r2, r1
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800aaf8:	7dfb      	ldrb	r3, [r7, #23]
 800aafa:	1c5a      	adds	r2, r3, #1
 800aafc:	75fa      	strb	r2, [r7, #23]
 800aafe:	461a      	mov	r2, r3
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	4413      	add	r3, r2
 800ab04:	2200      	movs	r2, #0
 800ab06:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d1e8      	bne.n	800aae2 <USBD_GetString+0x4e>
    }
  }
}
 800ab10:	bf00      	nop
 800ab12:	3718      	adds	r7, #24
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ab20:	2300      	movs	r3, #0
 800ab22:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800ab24:	e005      	b.n	800ab32 <USBD_GetLen+0x1a>
  {
    len++;
 800ab26:	7bfb      	ldrb	r3, [r7, #15]
 800ab28:	3301      	adds	r3, #1
 800ab2a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d1f5      	bne.n	800ab26 <USBD_GetLen+0xe>
  }

  return len;
 800ab3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3714      	adds	r7, #20
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bc80      	pop	{r7}
 800ab44:	4770      	bx	lr

0800ab46 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b084      	sub	sp, #16
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	60f8      	str	r0, [r7, #12]
 800ab4e:	60b9      	str	r1, [r7, #8]
 800ab50:	4613      	mov	r3, r2
 800ab52:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2202      	movs	r2, #2
 800ab58:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ab5c:	88fa      	ldrh	r2, [r7, #6]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ab62:	88fa      	ldrh	r2, [r7, #6]
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab68:	88fb      	ldrh	r3, [r7, #6]
 800ab6a:	68ba      	ldr	r2, [r7, #8]
 800ab6c:	2100      	movs	r1, #0
 800ab6e:	68f8      	ldr	r0, [r7, #12]
 800ab70:	f000 fc7b 	bl	800b46a <USBD_LL_Transmit>

  return USBD_OK;
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b084      	sub	sp, #16
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	60f8      	str	r0, [r7, #12]
 800ab86:	60b9      	str	r1, [r7, #8]
 800ab88:	4613      	mov	r3, r2
 800ab8a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab8c:	88fb      	ldrh	r3, [r7, #6]
 800ab8e:	68ba      	ldr	r2, [r7, #8]
 800ab90:	2100      	movs	r1, #0
 800ab92:	68f8      	ldr	r0, [r7, #12]
 800ab94:	f000 fc69 	bl	800b46a <USBD_LL_Transmit>

  return USBD_OK;
 800ab98:	2300      	movs	r3, #0
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3710      	adds	r7, #16
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}

0800aba2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800aba2:	b580      	push	{r7, lr}
 800aba4:	b084      	sub	sp, #16
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	60f8      	str	r0, [r7, #12]
 800abaa:	60b9      	str	r1, [r7, #8]
 800abac:	4613      	mov	r3, r2
 800abae:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2203      	movs	r2, #3
 800abb4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800abb8:	88fa      	ldrh	r2, [r7, #6]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800abc0:	88fa      	ldrh	r2, [r7, #6]
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abc8:	88fb      	ldrh	r3, [r7, #6]
 800abca:	68ba      	ldr	r2, [r7, #8]
 800abcc:	2100      	movs	r1, #0
 800abce:	68f8      	ldr	r0, [r7, #12]
 800abd0:	f000 fc6e 	bl	800b4b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3710      	adds	r7, #16
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}

0800abde <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800abde:	b580      	push	{r7, lr}
 800abe0:	b084      	sub	sp, #16
 800abe2:	af00      	add	r7, sp, #0
 800abe4:	60f8      	str	r0, [r7, #12]
 800abe6:	60b9      	str	r1, [r7, #8]
 800abe8:	4613      	mov	r3, r2
 800abea:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abec:	88fb      	ldrh	r3, [r7, #6]
 800abee:	68ba      	ldr	r2, [r7, #8]
 800abf0:	2100      	movs	r1, #0
 800abf2:	68f8      	ldr	r0, [r7, #12]
 800abf4:	f000 fc5c 	bl	800b4b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800abf8:	2300      	movs	r3, #0
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3710      	adds	r7, #16
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b082      	sub	sp, #8
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2204      	movs	r2, #4
 800ac0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ac12:	2300      	movs	r3, #0
 800ac14:	2200      	movs	r2, #0
 800ac16:	2100      	movs	r1, #0
 800ac18:	6878      	ldr	r0, [r7, #4]
 800ac1a:	f000 fc26 	bl	800b46a <USBD_LL_Transmit>

  return USBD_OK;
 800ac1e:	2300      	movs	r3, #0
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3708      	adds	r7, #8
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2205      	movs	r2, #5
 800ac34:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac38:	2300      	movs	r3, #0
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	2100      	movs	r1, #0
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 fc36 	bl	800b4b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac44:	2300      	movs	r3, #0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3708      	adds	r7, #8
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
	...

0800ac50 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ac54:	2200      	movs	r2, #0
 800ac56:	4912      	ldr	r1, [pc, #72]	; (800aca0 <MX_USB_DEVICE_Init+0x50>)
 800ac58:	4812      	ldr	r0, [pc, #72]	; (800aca4 <MX_USB_DEVICE_Init+0x54>)
 800ac5a:	f7fe ff5e 	bl	8009b1a <USBD_Init>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d001      	beq.n	800ac68 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ac64:	f7f6 fdd4 	bl	8001810 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ac68:	490f      	ldr	r1, [pc, #60]	; (800aca8 <MX_USB_DEVICE_Init+0x58>)
 800ac6a:	480e      	ldr	r0, [pc, #56]	; (800aca4 <MX_USB_DEVICE_Init+0x54>)
 800ac6c:	f7fe ff80 	bl	8009b70 <USBD_RegisterClass>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d001      	beq.n	800ac7a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ac76:	f7f6 fdcb 	bl	8001810 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ac7a:	490c      	ldr	r1, [pc, #48]	; (800acac <MX_USB_DEVICE_Init+0x5c>)
 800ac7c:	4809      	ldr	r0, [pc, #36]	; (800aca4 <MX_USB_DEVICE_Init+0x54>)
 800ac7e:	f7fe feb1 	bl	80099e4 <USBD_CDC_RegisterInterface>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d001      	beq.n	800ac8c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ac88:	f7f6 fdc2 	bl	8001810 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ac8c:	4805      	ldr	r0, [pc, #20]	; (800aca4 <MX_USB_DEVICE_Init+0x54>)
 800ac8e:	f7fe ff88 	bl	8009ba2 <USBD_Start>
 800ac92:	4603      	mov	r3, r0
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d001      	beq.n	800ac9c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ac98:	f7f6 fdba 	bl	8001810 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ac9c:	bf00      	nop
 800ac9e:	bd80      	pop	{r7, pc}
 800aca0:	2000014c 	.word	0x2000014c
 800aca4:	20000444 	.word	0x20000444
 800aca8:	20000038 	.word	0x20000038
 800acac:	2000013c 	.word	0x2000013c

0800acb0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800acb4:	2200      	movs	r2, #0
 800acb6:	4905      	ldr	r1, [pc, #20]	; (800accc <CDC_Init_FS+0x1c>)
 800acb8:	4805      	ldr	r0, [pc, #20]	; (800acd0 <CDC_Init_FS+0x20>)
 800acba:	f7fe fea9 	bl	8009a10 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800acbe:	4905      	ldr	r1, [pc, #20]	; (800acd4 <CDC_Init_FS+0x24>)
 800acc0:	4803      	ldr	r0, [pc, #12]	; (800acd0 <CDC_Init_FS+0x20>)
 800acc2:	f7fe febe 	bl	8009a42 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800acc6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800acc8:	4618      	mov	r0, r3
 800acca:	bd80      	pop	{r7, pc}
 800accc:	20000b08 	.word	0x20000b08
 800acd0:	20000444 	.word	0x20000444
 800acd4:	20000708 	.word	0x20000708

0800acd8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800acd8:	b480      	push	{r7}
 800acda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800acdc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800acde:	4618      	mov	r0, r3
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bc80      	pop	{r7}
 800ace4:	4770      	bx	lr
	...

0800ace8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ace8:	b480      	push	{r7}
 800acea:	b083      	sub	sp, #12
 800acec:	af00      	add	r7, sp, #0
 800acee:	4603      	mov	r3, r0
 800acf0:	6039      	str	r1, [r7, #0]
 800acf2:	71fb      	strb	r3, [r7, #7]
 800acf4:	4613      	mov	r3, r2
 800acf6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800acf8:	79fb      	ldrb	r3, [r7, #7]
 800acfa:	2b23      	cmp	r3, #35	; 0x23
 800acfc:	d84a      	bhi.n	800ad94 <CDC_Control_FS+0xac>
 800acfe:	a201      	add	r2, pc, #4	; (adr r2, 800ad04 <CDC_Control_FS+0x1c>)
 800ad00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad04:	0800ad95 	.word	0x0800ad95
 800ad08:	0800ad95 	.word	0x0800ad95
 800ad0c:	0800ad95 	.word	0x0800ad95
 800ad10:	0800ad95 	.word	0x0800ad95
 800ad14:	0800ad95 	.word	0x0800ad95
 800ad18:	0800ad95 	.word	0x0800ad95
 800ad1c:	0800ad95 	.word	0x0800ad95
 800ad20:	0800ad95 	.word	0x0800ad95
 800ad24:	0800ad95 	.word	0x0800ad95
 800ad28:	0800ad95 	.word	0x0800ad95
 800ad2c:	0800ad95 	.word	0x0800ad95
 800ad30:	0800ad95 	.word	0x0800ad95
 800ad34:	0800ad95 	.word	0x0800ad95
 800ad38:	0800ad95 	.word	0x0800ad95
 800ad3c:	0800ad95 	.word	0x0800ad95
 800ad40:	0800ad95 	.word	0x0800ad95
 800ad44:	0800ad95 	.word	0x0800ad95
 800ad48:	0800ad95 	.word	0x0800ad95
 800ad4c:	0800ad95 	.word	0x0800ad95
 800ad50:	0800ad95 	.word	0x0800ad95
 800ad54:	0800ad95 	.word	0x0800ad95
 800ad58:	0800ad95 	.word	0x0800ad95
 800ad5c:	0800ad95 	.word	0x0800ad95
 800ad60:	0800ad95 	.word	0x0800ad95
 800ad64:	0800ad95 	.word	0x0800ad95
 800ad68:	0800ad95 	.word	0x0800ad95
 800ad6c:	0800ad95 	.word	0x0800ad95
 800ad70:	0800ad95 	.word	0x0800ad95
 800ad74:	0800ad95 	.word	0x0800ad95
 800ad78:	0800ad95 	.word	0x0800ad95
 800ad7c:	0800ad95 	.word	0x0800ad95
 800ad80:	0800ad95 	.word	0x0800ad95
 800ad84:	0800ad95 	.word	0x0800ad95
 800ad88:	0800ad95 	.word	0x0800ad95
 800ad8c:	0800ad95 	.word	0x0800ad95
 800ad90:	0800ad95 	.word	0x0800ad95
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ad94:	bf00      	nop
  }

  return (USBD_OK);
 800ad96:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	370c      	adds	r7, #12
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bc80      	pop	{r7}
 800ada0:	4770      	bx	lr
 800ada2:	bf00      	nop

0800ada4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b084      	sub	sp, #16
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800adae:	6879      	ldr	r1, [r7, #4]
 800adb0:	480f      	ldr	r0, [pc, #60]	; (800adf0 <CDC_Receive_FS+0x4c>)
 800adb2:	f7fe fe46 	bl	8009a42 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800adb6:	480e      	ldr	r0, [pc, #56]	; (800adf0 <CDC_Receive_FS+0x4c>)
 800adb8:	f7fe fe85 	bl	8009ac6 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	73fb      	strb	r3, [r7, #15]
  memset(buffer_usb, '\0',64);
 800adc2:	2240      	movs	r2, #64	; 0x40
 800adc4:	2100      	movs	r1, #0
 800adc6:	480b      	ldr	r0, [pc, #44]	; (800adf4 <CDC_Receive_FS+0x50>)
 800adc8:	f000 fcd4 	bl	800b774 <memset>
  memcpy(buffer_usb, Buf, len);
 800adcc:	7bfb      	ldrb	r3, [r7, #15]
 800adce:	461a      	mov	r2, r3
 800add0:	6879      	ldr	r1, [r7, #4]
 800add2:	4808      	ldr	r0, [pc, #32]	; (800adf4 <CDC_Receive_FS+0x50>)
 800add4:	f000 fd02 	bl	800b7dc <memcpy>
  memset(Buf, '\0', len);
 800add8:	7bfb      	ldrb	r3, [r7, #15]
 800adda:	461a      	mov	r2, r3
 800addc:	2100      	movs	r1, #0
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fcc8 	bl	800b774 <memset>
  return (USBD_OK);
 800ade4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}
 800adee:	bf00      	nop
 800adf0:	20000444 	.word	0x20000444
 800adf4:	200003d8 	.word	0x200003d8

0800adf8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	460b      	mov	r3, r1
 800ae02:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ae04:	2300      	movs	r3, #0
 800ae06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ae08:	4b0d      	ldr	r3, [pc, #52]	; (800ae40 <CDC_Transmit_FS+0x48>)
 800ae0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae0e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d001      	beq.n	800ae1e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e00b      	b.n	800ae36 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ae1e:	887b      	ldrh	r3, [r7, #2]
 800ae20:	461a      	mov	r2, r3
 800ae22:	6879      	ldr	r1, [r7, #4]
 800ae24:	4806      	ldr	r0, [pc, #24]	; (800ae40 <CDC_Transmit_FS+0x48>)
 800ae26:	f7fe fdf3 	bl	8009a10 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ae2a:	4805      	ldr	r0, [pc, #20]	; (800ae40 <CDC_Transmit_FS+0x48>)
 800ae2c:	f7fe fe1c 	bl	8009a68 <USBD_CDC_TransmitPacket>
 800ae30:	4603      	mov	r3, r0
 800ae32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ae34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3710      	adds	r7, #16
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	bd80      	pop	{r7, pc}
 800ae3e:	bf00      	nop
 800ae40:	20000444 	.word	0x20000444

0800ae44 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b083      	sub	sp, #12
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	6039      	str	r1, [r7, #0]
 800ae4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	2212      	movs	r2, #18
 800ae54:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ae56:	4b03      	ldr	r3, [pc, #12]	; (800ae64 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bc80      	pop	{r7}
 800ae60:	4770      	bx	lr
 800ae62:	bf00      	nop
 800ae64:	20000168 	.word	0x20000168

0800ae68 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b083      	sub	sp, #12
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	6039      	str	r1, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	2204      	movs	r2, #4
 800ae78:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ae7a:	4b03      	ldr	r3, [pc, #12]	; (800ae88 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	370c      	adds	r7, #12
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bc80      	pop	{r7}
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	2000017c 	.word	0x2000017c

0800ae8c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b082      	sub	sp, #8
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	4603      	mov	r3, r0
 800ae94:	6039      	str	r1, [r7, #0]
 800ae96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ae98:	79fb      	ldrb	r3, [r7, #7]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d105      	bne.n	800aeaa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ae9e:	683a      	ldr	r2, [r7, #0]
 800aea0:	4907      	ldr	r1, [pc, #28]	; (800aec0 <USBD_FS_ProductStrDescriptor+0x34>)
 800aea2:	4808      	ldr	r0, [pc, #32]	; (800aec4 <USBD_FS_ProductStrDescriptor+0x38>)
 800aea4:	f7ff fdf6 	bl	800aa94 <USBD_GetString>
 800aea8:	e004      	b.n	800aeb4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aeaa:	683a      	ldr	r2, [r7, #0]
 800aeac:	4904      	ldr	r1, [pc, #16]	; (800aec0 <USBD_FS_ProductStrDescriptor+0x34>)
 800aeae:	4805      	ldr	r0, [pc, #20]	; (800aec4 <USBD_FS_ProductStrDescriptor+0x38>)
 800aeb0:	f7ff fdf0 	bl	800aa94 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aeb4:	4b02      	ldr	r3, [pc, #8]	; (800aec0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3708      	adds	r7, #8
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	20000f08 	.word	0x20000f08
 800aec4:	0800c274 	.word	0x0800c274

0800aec8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	4603      	mov	r3, r0
 800aed0:	6039      	str	r1, [r7, #0]
 800aed2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aed4:	683a      	ldr	r2, [r7, #0]
 800aed6:	4904      	ldr	r1, [pc, #16]	; (800aee8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aed8:	4804      	ldr	r0, [pc, #16]	; (800aeec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aeda:	f7ff fddb 	bl	800aa94 <USBD_GetString>
  return USBD_StrDesc;
 800aede:	4b02      	ldr	r3, [pc, #8]	; (800aee8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3708      	adds	r7, #8
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	20000f08 	.word	0x20000f08
 800aeec:	0800c28c 	.word	0x0800c28c

0800aef0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	4603      	mov	r3, r0
 800aef8:	6039      	str	r1, [r7, #0]
 800aefa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	221a      	movs	r2, #26
 800af00:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800af02:	f000 f843 	bl	800af8c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800af06:	4b02      	ldr	r3, [pc, #8]	; (800af10 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3708      	adds	r7, #8
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	20000180 	.word	0x20000180

0800af14 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b082      	sub	sp, #8
 800af18:	af00      	add	r7, sp, #0
 800af1a:	4603      	mov	r3, r0
 800af1c:	6039      	str	r1, [r7, #0]
 800af1e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800af20:	79fb      	ldrb	r3, [r7, #7]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d105      	bne.n	800af32 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	4907      	ldr	r1, [pc, #28]	; (800af48 <USBD_FS_ConfigStrDescriptor+0x34>)
 800af2a:	4808      	ldr	r0, [pc, #32]	; (800af4c <USBD_FS_ConfigStrDescriptor+0x38>)
 800af2c:	f7ff fdb2 	bl	800aa94 <USBD_GetString>
 800af30:	e004      	b.n	800af3c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af32:	683a      	ldr	r2, [r7, #0]
 800af34:	4904      	ldr	r1, [pc, #16]	; (800af48 <USBD_FS_ConfigStrDescriptor+0x34>)
 800af36:	4805      	ldr	r0, [pc, #20]	; (800af4c <USBD_FS_ConfigStrDescriptor+0x38>)
 800af38:	f7ff fdac 	bl	800aa94 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af3c:	4b02      	ldr	r3, [pc, #8]	; (800af48 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3708      	adds	r7, #8
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	20000f08 	.word	0x20000f08
 800af4c:	0800c2a0 	.word	0x0800c2a0

0800af50 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
 800af56:	4603      	mov	r3, r0
 800af58:	6039      	str	r1, [r7, #0]
 800af5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af5c:	79fb      	ldrb	r3, [r7, #7]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d105      	bne.n	800af6e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af62:	683a      	ldr	r2, [r7, #0]
 800af64:	4907      	ldr	r1, [pc, #28]	; (800af84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af66:	4808      	ldr	r0, [pc, #32]	; (800af88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af68:	f7ff fd94 	bl	800aa94 <USBD_GetString>
 800af6c:	e004      	b.n	800af78 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af6e:	683a      	ldr	r2, [r7, #0]
 800af70:	4904      	ldr	r1, [pc, #16]	; (800af84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af72:	4805      	ldr	r0, [pc, #20]	; (800af88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af74:	f7ff fd8e 	bl	800aa94 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af78:	4b02      	ldr	r3, [pc, #8]	; (800af84 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3708      	adds	r7, #8
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}
 800af82:	bf00      	nop
 800af84:	20000f08 	.word	0x20000f08
 800af88:	0800c2ac 	.word	0x0800c2ac

0800af8c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800af92:	4b0f      	ldr	r3, [pc, #60]	; (800afd0 <Get_SerialNum+0x44>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800af98:	4b0e      	ldr	r3, [pc, #56]	; (800afd4 <Get_SerialNum+0x48>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800af9e:	4b0e      	ldr	r3, [pc, #56]	; (800afd8 <Get_SerialNum+0x4c>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800afa4:	68fa      	ldr	r2, [r7, #12]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4413      	add	r3, r2
 800afaa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d009      	beq.n	800afc6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800afb2:	2208      	movs	r2, #8
 800afb4:	4909      	ldr	r1, [pc, #36]	; (800afdc <Get_SerialNum+0x50>)
 800afb6:	68f8      	ldr	r0, [r7, #12]
 800afb8:	f000 f814 	bl	800afe4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800afbc:	2204      	movs	r2, #4
 800afbe:	4908      	ldr	r1, [pc, #32]	; (800afe0 <Get_SerialNum+0x54>)
 800afc0:	68b8      	ldr	r0, [r7, #8]
 800afc2:	f000 f80f 	bl	800afe4 <IntToUnicode>
  }
}
 800afc6:	bf00      	nop
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	1ffff7e8 	.word	0x1ffff7e8
 800afd4:	1ffff7ec 	.word	0x1ffff7ec
 800afd8:	1ffff7f0 	.word	0x1ffff7f0
 800afdc:	20000182 	.word	0x20000182
 800afe0:	20000192 	.word	0x20000192

0800afe4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b087      	sub	sp, #28
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	4613      	mov	r3, r2
 800aff0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aff2:	2300      	movs	r3, #0
 800aff4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aff6:	2300      	movs	r3, #0
 800aff8:	75fb      	strb	r3, [r7, #23]
 800affa:	e027      	b.n	800b04c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	0f1b      	lsrs	r3, r3, #28
 800b000:	2b09      	cmp	r3, #9
 800b002:	d80b      	bhi.n	800b01c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	0f1b      	lsrs	r3, r3, #28
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	7dfb      	ldrb	r3, [r7, #23]
 800b00c:	005b      	lsls	r3, r3, #1
 800b00e:	4619      	mov	r1, r3
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	440b      	add	r3, r1
 800b014:	3230      	adds	r2, #48	; 0x30
 800b016:	b2d2      	uxtb	r2, r2
 800b018:	701a      	strb	r2, [r3, #0]
 800b01a:	e00a      	b.n	800b032 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	0f1b      	lsrs	r3, r3, #28
 800b020:	b2da      	uxtb	r2, r3
 800b022:	7dfb      	ldrb	r3, [r7, #23]
 800b024:	005b      	lsls	r3, r3, #1
 800b026:	4619      	mov	r1, r3
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	440b      	add	r3, r1
 800b02c:	3237      	adds	r2, #55	; 0x37
 800b02e:	b2d2      	uxtb	r2, r2
 800b030:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	011b      	lsls	r3, r3, #4
 800b036:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b038:	7dfb      	ldrb	r3, [r7, #23]
 800b03a:	005b      	lsls	r3, r3, #1
 800b03c:	3301      	adds	r3, #1
 800b03e:	68ba      	ldr	r2, [r7, #8]
 800b040:	4413      	add	r3, r2
 800b042:	2200      	movs	r2, #0
 800b044:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b046:	7dfb      	ldrb	r3, [r7, #23]
 800b048:	3301      	adds	r3, #1
 800b04a:	75fb      	strb	r3, [r7, #23]
 800b04c:	7dfa      	ldrb	r2, [r7, #23]
 800b04e:	79fb      	ldrb	r3, [r7, #7]
 800b050:	429a      	cmp	r2, r3
 800b052:	d3d3      	bcc.n	800affc <IntToUnicode+0x18>
  }
}
 800b054:	bf00      	nop
 800b056:	bf00      	nop
 800b058:	371c      	adds	r7, #28
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bc80      	pop	{r7}
 800b05e:	4770      	bx	lr

0800b060 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b084      	sub	sp, #16
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a0d      	ldr	r2, [pc, #52]	; (800b0a4 <HAL_PCD_MspInit+0x44>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d113      	bne.n	800b09a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b072:	4b0d      	ldr	r3, [pc, #52]	; (800b0a8 <HAL_PCD_MspInit+0x48>)
 800b074:	69db      	ldr	r3, [r3, #28]
 800b076:	4a0c      	ldr	r2, [pc, #48]	; (800b0a8 <HAL_PCD_MspInit+0x48>)
 800b078:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b07c:	61d3      	str	r3, [r2, #28]
 800b07e:	4b0a      	ldr	r3, [pc, #40]	; (800b0a8 <HAL_PCD_MspInit+0x48>)
 800b080:	69db      	ldr	r3, [r3, #28]
 800b082:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b086:	60fb      	str	r3, [r7, #12]
 800b088:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b08a:	2200      	movs	r2, #0
 800b08c:	2100      	movs	r1, #0
 800b08e:	2014      	movs	r0, #20
 800b090:	f7f7 fcbd 	bl	8002a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b094:	2014      	movs	r0, #20
 800b096:	f7f7 fcd6 	bl	8002a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b09a:	bf00      	nop
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	40005c00 	.word	0x40005c00
 800b0a8:	40021000 	.word	0x40021000

0800b0ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	4610      	mov	r0, r2
 800b0c4:	f7fe fdb5 	bl	8009c32 <USBD_LL_SetupStage>
}
 800b0c8:	bf00      	nop
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	460b      	mov	r3, r1
 800b0da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800b0e2:	78fa      	ldrb	r2, [r7, #3]
 800b0e4:	6879      	ldr	r1, [r7, #4]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	00db      	lsls	r3, r3, #3
 800b0ee:	440b      	add	r3, r1
 800b0f0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	78fb      	ldrb	r3, [r7, #3]
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	f7fe fde7 	bl	8009ccc <USBD_LL_DataOutStage>
}
 800b0fe:	bf00      	nop
 800b100:	3708      	adds	r7, #8
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}

0800b106 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b106:	b580      	push	{r7, lr}
 800b108:	b082      	sub	sp, #8
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
 800b10e:	460b      	mov	r3, r1
 800b110:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800b118:	78fa      	ldrb	r2, [r7, #3]
 800b11a:	6879      	ldr	r1, [r7, #4]
 800b11c:	4613      	mov	r3, r2
 800b11e:	009b      	lsls	r3, r3, #2
 800b120:	4413      	add	r3, r2
 800b122:	00db      	lsls	r3, r3, #3
 800b124:	440b      	add	r3, r1
 800b126:	333c      	adds	r3, #60	; 0x3c
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	78fb      	ldrb	r3, [r7, #3]
 800b12c:	4619      	mov	r1, r3
 800b12e:	f7fe fe3e 	bl	8009dae <USBD_LL_DataInStage>
}
 800b132:	bf00      	nop
 800b134:	3708      	adds	r7, #8
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}

0800b13a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b13a:	b580      	push	{r7, lr}
 800b13c:	b082      	sub	sp, #8
 800b13e:	af00      	add	r7, sp, #0
 800b140:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b148:	4618      	mov	r0, r3
 800b14a:	f7fe ff4e 	bl	8009fea <USBD_LL_SOF>
}
 800b14e:	bf00      	nop
 800b150:	3708      	adds	r7, #8
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b084      	sub	sp, #16
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b15e:	2301      	movs	r3, #1
 800b160:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	2b02      	cmp	r3, #2
 800b168:	d001      	beq.n	800b16e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b16a:	f7f6 fb51 	bl	8001810 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b174:	7bfa      	ldrb	r2, [r7, #15]
 800b176:	4611      	mov	r1, r2
 800b178:	4618      	mov	r0, r3
 800b17a:	f7fe fefe 	bl	8009f7a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b184:	4618      	mov	r0, r3
 800b186:	f7fe feb7 	bl	8009ef8 <USBD_LL_Reset>
}
 800b18a:	bf00      	nop
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
	...

0800b194 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fe fef8 	bl	8009f98 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	699b      	ldr	r3, [r3, #24]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d005      	beq.n	800b1bc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b1b0:	4b04      	ldr	r3, [pc, #16]	; (800b1c4 <HAL_PCD_SuspendCallback+0x30>)
 800b1b2:	691b      	ldr	r3, [r3, #16]
 800b1b4:	4a03      	ldr	r2, [pc, #12]	; (800b1c4 <HAL_PCD_SuspendCallback+0x30>)
 800b1b6:	f043 0306 	orr.w	r3, r3, #6
 800b1ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b1bc:	bf00      	nop
 800b1be:	3708      	adds	r7, #8
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	e000ed00 	.word	0xe000ed00

0800b1c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7fe fef2 	bl	8009fc0 <USBD_LL_Resume>
}
 800b1dc:	bf00      	nop
 800b1de:	3708      	adds	r7, #8
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b082      	sub	sp, #8
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b1ec:	4a28      	ldr	r2, [pc, #160]	; (800b290 <USBD_LL_Init+0xac>)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	4a26      	ldr	r2, [pc, #152]	; (800b290 <USBD_LL_Init+0xac>)
 800b1f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b1fc:	4b24      	ldr	r3, [pc, #144]	; (800b290 <USBD_LL_Init+0xac>)
 800b1fe:	4a25      	ldr	r2, [pc, #148]	; (800b294 <USBD_LL_Init+0xb0>)
 800b200:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b202:	4b23      	ldr	r3, [pc, #140]	; (800b290 <USBD_LL_Init+0xac>)
 800b204:	2208      	movs	r2, #8
 800b206:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b208:	4b21      	ldr	r3, [pc, #132]	; (800b290 <USBD_LL_Init+0xac>)
 800b20a:	2202      	movs	r2, #2
 800b20c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b20e:	4b20      	ldr	r3, [pc, #128]	; (800b290 <USBD_LL_Init+0xac>)
 800b210:	2200      	movs	r2, #0
 800b212:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b214:	4b1e      	ldr	r3, [pc, #120]	; (800b290 <USBD_LL_Init+0xac>)
 800b216:	2200      	movs	r2, #0
 800b218:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b21a:	4b1d      	ldr	r3, [pc, #116]	; (800b290 <USBD_LL_Init+0xac>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b220:	481b      	ldr	r0, [pc, #108]	; (800b290 <USBD_LL_Init+0xac>)
 800b222:	f7f8 fca7 	bl	8003b74 <HAL_PCD_Init>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d001      	beq.n	800b230 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b22c:	f7f6 faf0 	bl	8001810 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b236:	2318      	movs	r3, #24
 800b238:	2200      	movs	r2, #0
 800b23a:	2100      	movs	r1, #0
 800b23c:	f7fa f9c6 	bl	80055cc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b246:	2358      	movs	r3, #88	; 0x58
 800b248:	2200      	movs	r2, #0
 800b24a:	2180      	movs	r1, #128	; 0x80
 800b24c:	f7fa f9be 	bl	80055cc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b256:	23c0      	movs	r3, #192	; 0xc0
 800b258:	2200      	movs	r2, #0
 800b25a:	2181      	movs	r1, #129	; 0x81
 800b25c:	f7fa f9b6 	bl	80055cc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b266:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b26a:	2200      	movs	r2, #0
 800b26c:	2101      	movs	r1, #1
 800b26e:	f7fa f9ad 	bl	80055cc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b278:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b27c:	2200      	movs	r2, #0
 800b27e:	2182      	movs	r1, #130	; 0x82
 800b280:	f7fa f9a4 	bl	80055cc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3708      	adds	r7, #8
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	20001108 	.word	0x20001108
 800b294:	40005c00 	.word	0x40005c00

0800b298 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7f8 fd5f 	bl	8003d72 <HAL_PCD_Start>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2b8:	7bfb      	ldrb	r3, [r7, #15]
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f000 f94e 	bl	800b55c <USBD_Get_USB_Status>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3710      	adds	r7, #16
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}

0800b2ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b2ce:	b580      	push	{r7, lr}
 800b2d0:	b084      	sub	sp, #16
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
 800b2d6:	4608      	mov	r0, r1
 800b2d8:	4611      	mov	r1, r2
 800b2da:	461a      	mov	r2, r3
 800b2dc:	4603      	mov	r3, r0
 800b2de:	70fb      	strb	r3, [r7, #3]
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	70bb      	strb	r3, [r7, #2]
 800b2e4:	4613      	mov	r3, r2
 800b2e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2f6:	78bb      	ldrb	r3, [r7, #2]
 800b2f8:	883a      	ldrh	r2, [r7, #0]
 800b2fa:	78f9      	ldrb	r1, [r7, #3]
 800b2fc:	f7f8 feb4 	bl	8004068 <HAL_PCD_EP_Open>
 800b300:	4603      	mov	r3, r0
 800b302:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b304:	7bfb      	ldrb	r3, [r7, #15]
 800b306:	4618      	mov	r0, r3
 800b308:	f000 f928 	bl	800b55c <USBD_Get_USB_Status>
 800b30c:	4603      	mov	r3, r0
 800b30e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b310:	7bbb      	ldrb	r3, [r7, #14]
}
 800b312:	4618      	mov	r0, r3
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}

0800b31a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b31a:	b580      	push	{r7, lr}
 800b31c:	b084      	sub	sp, #16
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
 800b322:	460b      	mov	r3, r1
 800b324:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b326:	2300      	movs	r3, #0
 800b328:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b32a:	2300      	movs	r3, #0
 800b32c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b334:	78fa      	ldrb	r2, [r7, #3]
 800b336:	4611      	mov	r1, r2
 800b338:	4618      	mov	r0, r3
 800b33a:	f7f8 fef2 	bl	8004122 <HAL_PCD_EP_Close>
 800b33e:	4603      	mov	r3, r0
 800b340:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b342:	7bfb      	ldrb	r3, [r7, #15]
 800b344:	4618      	mov	r0, r3
 800b346:	f000 f909 	bl	800b55c <USBD_Get_USB_Status>
 800b34a:	4603      	mov	r3, r0
 800b34c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b34e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3710      	adds	r7, #16
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b084      	sub	sp, #16
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	460b      	mov	r3, r1
 800b362:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b364:	2300      	movs	r3, #0
 800b366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b368:	2300      	movs	r3, #0
 800b36a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b372:	78fa      	ldrb	r2, [r7, #3]
 800b374:	4611      	mov	r1, r2
 800b376:	4618      	mov	r0, r3
 800b378:	f7f8 ff9a 	bl	80042b0 <HAL_PCD_EP_SetStall>
 800b37c:	4603      	mov	r3, r0
 800b37e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b380:	7bfb      	ldrb	r3, [r7, #15]
 800b382:	4618      	mov	r0, r3
 800b384:	f000 f8ea 	bl	800b55c <USBD_Get_USB_Status>
 800b388:	4603      	mov	r3, r0
 800b38a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b38c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3710      	adds	r7, #16
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}

0800b396 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b396:	b580      	push	{r7, lr}
 800b398:	b084      	sub	sp, #16
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
 800b39e:	460b      	mov	r3, r1
 800b3a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b3b0:	78fa      	ldrb	r2, [r7, #3]
 800b3b2:	4611      	mov	r1, r2
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7f8 ffdb 	bl	8004370 <HAL_PCD_EP_ClrStall>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3be:	7bfb      	ldrb	r3, [r7, #15]
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f000 f8cb 	bl	800b55c <USBD_Get_USB_Status>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	460b      	mov	r3, r1
 800b3de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b3e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b3e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	da0c      	bge.n	800b40a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b3f0:	78fb      	ldrb	r3, [r7, #3]
 800b3f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3f6:	68f9      	ldr	r1, [r7, #12]
 800b3f8:	1c5a      	adds	r2, r3, #1
 800b3fa:	4613      	mov	r3, r2
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	4413      	add	r3, r2
 800b400:	00db      	lsls	r3, r3, #3
 800b402:	440b      	add	r3, r1
 800b404:	3302      	adds	r3, #2
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	e00b      	b.n	800b422 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b40a:	78fb      	ldrb	r3, [r7, #3]
 800b40c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b410:	68f9      	ldr	r1, [r7, #12]
 800b412:	4613      	mov	r3, r2
 800b414:	009b      	lsls	r3, r3, #2
 800b416:	4413      	add	r3, r2
 800b418:	00db      	lsls	r3, r3, #3
 800b41a:	440b      	add	r3, r1
 800b41c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b420:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b422:	4618      	mov	r0, r3
 800b424:	3714      	adds	r7, #20
 800b426:	46bd      	mov	sp, r7
 800b428:	bc80      	pop	{r7}
 800b42a:	4770      	bx	lr

0800b42c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	460b      	mov	r3, r1
 800b436:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b438:	2300      	movs	r3, #0
 800b43a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b43c:	2300      	movs	r3, #0
 800b43e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b446:	78fa      	ldrb	r2, [r7, #3]
 800b448:	4611      	mov	r1, r2
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7f8 fde7 	bl	800401e <HAL_PCD_SetAddress>
 800b450:	4603      	mov	r3, r0
 800b452:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b454:	7bfb      	ldrb	r3, [r7, #15]
 800b456:	4618      	mov	r0, r3
 800b458:	f000 f880 	bl	800b55c <USBD_Get_USB_Status>
 800b45c:	4603      	mov	r3, r0
 800b45e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b460:	7bbb      	ldrb	r3, [r7, #14]
}
 800b462:	4618      	mov	r0, r3
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b086      	sub	sp, #24
 800b46e:	af00      	add	r7, sp, #0
 800b470:	60f8      	str	r0, [r7, #12]
 800b472:	607a      	str	r2, [r7, #4]
 800b474:	461a      	mov	r2, r3
 800b476:	460b      	mov	r3, r1
 800b478:	72fb      	strb	r3, [r7, #11]
 800b47a:	4613      	mov	r3, r2
 800b47c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b47e:	2300      	movs	r3, #0
 800b480:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b482:	2300      	movs	r3, #0
 800b484:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b48c:	893b      	ldrh	r3, [r7, #8]
 800b48e:	7af9      	ldrb	r1, [r7, #11]
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	f7f8 fed6 	bl	8004242 <HAL_PCD_EP_Transmit>
 800b496:	4603      	mov	r3, r0
 800b498:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b49a:	7dfb      	ldrb	r3, [r7, #23]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f000 f85d 	bl	800b55c <USBD_Get_USB_Status>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b4a6:	7dbb      	ldrb	r3, [r7, #22]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b086      	sub	sp, #24
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	607a      	str	r2, [r7, #4]
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	460b      	mov	r3, r1
 800b4be:	72fb      	strb	r3, [r7, #11]
 800b4c0:	4613      	mov	r3, r2
 800b4c2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b4d2:	893b      	ldrh	r3, [r7, #8]
 800b4d4:	7af9      	ldrb	r1, [r7, #11]
 800b4d6:	687a      	ldr	r2, [r7, #4]
 800b4d8:	f7f8 fe6b 	bl	80041b2 <HAL_PCD_EP_Receive>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4e0:	7dfb      	ldrb	r3, [r7, #23]
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f000 f83a 	bl	800b55c <USBD_Get_USB_Status>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b4ec:	7dbb      	ldrb	r3, [r7, #22]
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3718      	adds	r7, #24
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}

0800b4f6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4f6:	b580      	push	{r7, lr}
 800b4f8:	b082      	sub	sp, #8
 800b4fa:	af00      	add	r7, sp, #0
 800b4fc:	6078      	str	r0, [r7, #4]
 800b4fe:	460b      	mov	r3, r1
 800b500:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b508:	78fa      	ldrb	r2, [r7, #3]
 800b50a:	4611      	mov	r1, r2
 800b50c:	4618      	mov	r0, r3
 800b50e:	f7f8 fe81 	bl	8004214 <HAL_PCD_EP_GetRxCount>
 800b512:	4603      	mov	r3, r0
}
 800b514:	4618      	mov	r0, r3
 800b516:	3708      	adds	r7, #8
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b083      	sub	sp, #12
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b524:	4b02      	ldr	r3, [pc, #8]	; (800b530 <USBD_static_malloc+0x14>)
}
 800b526:	4618      	mov	r0, r3
 800b528:	370c      	adds	r7, #12
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bc80      	pop	{r7}
 800b52e:	4770      	bx	lr
 800b530:	200013f8 	.word	0x200013f8

0800b534 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b534:	b480      	push	{r7}
 800b536:	b083      	sub	sp, #12
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]

}
 800b53c:	bf00      	nop
 800b53e:	370c      	adds	r7, #12
 800b540:	46bd      	mov	sp, r7
 800b542:	bc80      	pop	{r7}
 800b544:	4770      	bx	lr

0800b546 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b546:	b480      	push	{r7}
 800b548:	b083      	sub	sp, #12
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
 800b54e:	460b      	mov	r3, r1
 800b550:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b552:	bf00      	nop
 800b554:	370c      	adds	r7, #12
 800b556:	46bd      	mov	sp, r7
 800b558:	bc80      	pop	{r7}
 800b55a:	4770      	bx	lr

0800b55c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b55c:	b480      	push	{r7}
 800b55e:	b085      	sub	sp, #20
 800b560:	af00      	add	r7, sp, #0
 800b562:	4603      	mov	r3, r0
 800b564:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b566:	2300      	movs	r3, #0
 800b568:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b56a:	79fb      	ldrb	r3, [r7, #7]
 800b56c:	2b03      	cmp	r3, #3
 800b56e:	d817      	bhi.n	800b5a0 <USBD_Get_USB_Status+0x44>
 800b570:	a201      	add	r2, pc, #4	; (adr r2, 800b578 <USBD_Get_USB_Status+0x1c>)
 800b572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b576:	bf00      	nop
 800b578:	0800b589 	.word	0x0800b589
 800b57c:	0800b58f 	.word	0x0800b58f
 800b580:	0800b595 	.word	0x0800b595
 800b584:	0800b59b 	.word	0x0800b59b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	73fb      	strb	r3, [r7, #15]
    break;
 800b58c:	e00b      	b.n	800b5a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b58e:	2302      	movs	r3, #2
 800b590:	73fb      	strb	r3, [r7, #15]
    break;
 800b592:	e008      	b.n	800b5a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b594:	2301      	movs	r3, #1
 800b596:	73fb      	strb	r3, [r7, #15]
    break;
 800b598:	e005      	b.n	800b5a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b59a:	2302      	movs	r3, #2
 800b59c:	73fb      	strb	r3, [r7, #15]
    break;
 800b59e:	e002      	b.n	800b5a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b5a0:	2302      	movs	r3, #2
 800b5a2:	73fb      	strb	r3, [r7, #15]
    break;
 800b5a4:	bf00      	nop
  }
  return usb_status;
 800b5a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3714      	adds	r7, #20
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bc80      	pop	{r7}
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop

0800b5b4 <atoi>:
 800b5b4:	220a      	movs	r2, #10
 800b5b6:	2100      	movs	r1, #0
 800b5b8:	f000 b87e 	b.w	800b6b8 <strtol>

0800b5bc <_strtol_l.constprop.0>:
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c2:	4686      	mov	lr, r0
 800b5c4:	4690      	mov	r8, r2
 800b5c6:	d001      	beq.n	800b5cc <_strtol_l.constprop.0+0x10>
 800b5c8:	2b24      	cmp	r3, #36	; 0x24
 800b5ca:	d906      	bls.n	800b5da <_strtol_l.constprop.0+0x1e>
 800b5cc:	f000 f8da 	bl	800b784 <__errno>
 800b5d0:	2316      	movs	r3, #22
 800b5d2:	6003      	str	r3, [r0, #0]
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5da:	460d      	mov	r5, r1
 800b5dc:	4835      	ldr	r0, [pc, #212]	; (800b6b4 <_strtol_l.constprop.0+0xf8>)
 800b5de:	462a      	mov	r2, r5
 800b5e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5e4:	5d06      	ldrb	r6, [r0, r4]
 800b5e6:	f016 0608 	ands.w	r6, r6, #8
 800b5ea:	d1f8      	bne.n	800b5de <_strtol_l.constprop.0+0x22>
 800b5ec:	2c2d      	cmp	r4, #45	; 0x2d
 800b5ee:	d12e      	bne.n	800b64e <_strtol_l.constprop.0+0x92>
 800b5f0:	2601      	movs	r6, #1
 800b5f2:	782c      	ldrb	r4, [r5, #0]
 800b5f4:	1c95      	adds	r5, r2, #2
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d057      	beq.n	800b6aa <_strtol_l.constprop.0+0xee>
 800b5fa:	2b10      	cmp	r3, #16
 800b5fc:	d109      	bne.n	800b612 <_strtol_l.constprop.0+0x56>
 800b5fe:	2c30      	cmp	r4, #48	; 0x30
 800b600:	d107      	bne.n	800b612 <_strtol_l.constprop.0+0x56>
 800b602:	782a      	ldrb	r2, [r5, #0]
 800b604:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b608:	2a58      	cmp	r2, #88	; 0x58
 800b60a:	d149      	bne.n	800b6a0 <_strtol_l.constprop.0+0xe4>
 800b60c:	2310      	movs	r3, #16
 800b60e:	786c      	ldrb	r4, [r5, #1]
 800b610:	3502      	adds	r5, #2
 800b612:	2200      	movs	r2, #0
 800b614:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800b618:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b61c:	fbbc f9f3 	udiv	r9, ip, r3
 800b620:	4610      	mov	r0, r2
 800b622:	fb03 ca19 	mls	sl, r3, r9, ip
 800b626:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b62a:	2f09      	cmp	r7, #9
 800b62c:	d814      	bhi.n	800b658 <_strtol_l.constprop.0+0x9c>
 800b62e:	463c      	mov	r4, r7
 800b630:	42a3      	cmp	r3, r4
 800b632:	dd20      	ble.n	800b676 <_strtol_l.constprop.0+0xba>
 800b634:	1c57      	adds	r7, r2, #1
 800b636:	d007      	beq.n	800b648 <_strtol_l.constprop.0+0x8c>
 800b638:	4581      	cmp	r9, r0
 800b63a:	d319      	bcc.n	800b670 <_strtol_l.constprop.0+0xb4>
 800b63c:	d101      	bne.n	800b642 <_strtol_l.constprop.0+0x86>
 800b63e:	45a2      	cmp	sl, r4
 800b640:	db16      	blt.n	800b670 <_strtol_l.constprop.0+0xb4>
 800b642:	2201      	movs	r2, #1
 800b644:	fb00 4003 	mla	r0, r0, r3, r4
 800b648:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b64c:	e7eb      	b.n	800b626 <_strtol_l.constprop.0+0x6a>
 800b64e:	2c2b      	cmp	r4, #43	; 0x2b
 800b650:	bf04      	itt	eq
 800b652:	782c      	ldrbeq	r4, [r5, #0]
 800b654:	1c95      	addeq	r5, r2, #2
 800b656:	e7ce      	b.n	800b5f6 <_strtol_l.constprop.0+0x3a>
 800b658:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b65c:	2f19      	cmp	r7, #25
 800b65e:	d801      	bhi.n	800b664 <_strtol_l.constprop.0+0xa8>
 800b660:	3c37      	subs	r4, #55	; 0x37
 800b662:	e7e5      	b.n	800b630 <_strtol_l.constprop.0+0x74>
 800b664:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b668:	2f19      	cmp	r7, #25
 800b66a:	d804      	bhi.n	800b676 <_strtol_l.constprop.0+0xba>
 800b66c:	3c57      	subs	r4, #87	; 0x57
 800b66e:	e7df      	b.n	800b630 <_strtol_l.constprop.0+0x74>
 800b670:	f04f 32ff 	mov.w	r2, #4294967295
 800b674:	e7e8      	b.n	800b648 <_strtol_l.constprop.0+0x8c>
 800b676:	1c53      	adds	r3, r2, #1
 800b678:	d108      	bne.n	800b68c <_strtol_l.constprop.0+0xd0>
 800b67a:	2322      	movs	r3, #34	; 0x22
 800b67c:	4660      	mov	r0, ip
 800b67e:	f8ce 3000 	str.w	r3, [lr]
 800b682:	f1b8 0f00 	cmp.w	r8, #0
 800b686:	d0a6      	beq.n	800b5d6 <_strtol_l.constprop.0+0x1a>
 800b688:	1e69      	subs	r1, r5, #1
 800b68a:	e006      	b.n	800b69a <_strtol_l.constprop.0+0xde>
 800b68c:	b106      	cbz	r6, 800b690 <_strtol_l.constprop.0+0xd4>
 800b68e:	4240      	negs	r0, r0
 800b690:	f1b8 0f00 	cmp.w	r8, #0
 800b694:	d09f      	beq.n	800b5d6 <_strtol_l.constprop.0+0x1a>
 800b696:	2a00      	cmp	r2, #0
 800b698:	d1f6      	bne.n	800b688 <_strtol_l.constprop.0+0xcc>
 800b69a:	f8c8 1000 	str.w	r1, [r8]
 800b69e:	e79a      	b.n	800b5d6 <_strtol_l.constprop.0+0x1a>
 800b6a0:	2430      	movs	r4, #48	; 0x30
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d1b5      	bne.n	800b612 <_strtol_l.constprop.0+0x56>
 800b6a6:	2308      	movs	r3, #8
 800b6a8:	e7b3      	b.n	800b612 <_strtol_l.constprop.0+0x56>
 800b6aa:	2c30      	cmp	r4, #48	; 0x30
 800b6ac:	d0a9      	beq.n	800b602 <_strtol_l.constprop.0+0x46>
 800b6ae:	230a      	movs	r3, #10
 800b6b0:	e7af      	b.n	800b612 <_strtol_l.constprop.0+0x56>
 800b6b2:	bf00      	nop
 800b6b4:	0800c2fb 	.word	0x0800c2fb

0800b6b8 <strtol>:
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	460a      	mov	r2, r1
 800b6bc:	4601      	mov	r1, r0
 800b6be:	4802      	ldr	r0, [pc, #8]	; (800b6c8 <strtol+0x10>)
 800b6c0:	6800      	ldr	r0, [r0, #0]
 800b6c2:	f7ff bf7b 	b.w	800b5bc <_strtol_l.constprop.0>
 800b6c6:	bf00      	nop
 800b6c8:	200001e8 	.word	0x200001e8

0800b6cc <sniprintf>:
 800b6cc:	b40c      	push	{r2, r3}
 800b6ce:	b530      	push	{r4, r5, lr}
 800b6d0:	4b17      	ldr	r3, [pc, #92]	; (800b730 <sniprintf+0x64>)
 800b6d2:	1e0c      	subs	r4, r1, #0
 800b6d4:	681d      	ldr	r5, [r3, #0]
 800b6d6:	b09d      	sub	sp, #116	; 0x74
 800b6d8:	da08      	bge.n	800b6ec <sniprintf+0x20>
 800b6da:	238b      	movs	r3, #139	; 0x8b
 800b6dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e0:	602b      	str	r3, [r5, #0]
 800b6e2:	b01d      	add	sp, #116	; 0x74
 800b6e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6e8:	b002      	add	sp, #8
 800b6ea:	4770      	bx	lr
 800b6ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b6f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b6f4:	bf0c      	ite	eq
 800b6f6:	4623      	moveq	r3, r4
 800b6f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b6fc:	9304      	str	r3, [sp, #16]
 800b6fe:	9307      	str	r3, [sp, #28]
 800b700:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b704:	9002      	str	r0, [sp, #8]
 800b706:	9006      	str	r0, [sp, #24]
 800b708:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b70c:	4628      	mov	r0, r5
 800b70e:	ab21      	add	r3, sp, #132	; 0x84
 800b710:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b712:	a902      	add	r1, sp, #8
 800b714:	9301      	str	r3, [sp, #4]
 800b716:	f000 f9bd 	bl	800ba94 <_svfiprintf_r>
 800b71a:	1c43      	adds	r3, r0, #1
 800b71c:	bfbc      	itt	lt
 800b71e:	238b      	movlt	r3, #139	; 0x8b
 800b720:	602b      	strlt	r3, [r5, #0]
 800b722:	2c00      	cmp	r4, #0
 800b724:	d0dd      	beq.n	800b6e2 <sniprintf+0x16>
 800b726:	2200      	movs	r2, #0
 800b728:	9b02      	ldr	r3, [sp, #8]
 800b72a:	701a      	strb	r2, [r3, #0]
 800b72c:	e7d9      	b.n	800b6e2 <sniprintf+0x16>
 800b72e:	bf00      	nop
 800b730:	200001e8 	.word	0x200001e8

0800b734 <siprintf>:
 800b734:	b40e      	push	{r1, r2, r3}
 800b736:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b73a:	b500      	push	{lr}
 800b73c:	b09c      	sub	sp, #112	; 0x70
 800b73e:	ab1d      	add	r3, sp, #116	; 0x74
 800b740:	9002      	str	r0, [sp, #8]
 800b742:	9006      	str	r0, [sp, #24]
 800b744:	9107      	str	r1, [sp, #28]
 800b746:	9104      	str	r1, [sp, #16]
 800b748:	4808      	ldr	r0, [pc, #32]	; (800b76c <siprintf+0x38>)
 800b74a:	4909      	ldr	r1, [pc, #36]	; (800b770 <siprintf+0x3c>)
 800b74c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b750:	9105      	str	r1, [sp, #20]
 800b752:	6800      	ldr	r0, [r0, #0]
 800b754:	a902      	add	r1, sp, #8
 800b756:	9301      	str	r3, [sp, #4]
 800b758:	f000 f99c 	bl	800ba94 <_svfiprintf_r>
 800b75c:	2200      	movs	r2, #0
 800b75e:	9b02      	ldr	r3, [sp, #8]
 800b760:	701a      	strb	r2, [r3, #0]
 800b762:	b01c      	add	sp, #112	; 0x70
 800b764:	f85d eb04 	ldr.w	lr, [sp], #4
 800b768:	b003      	add	sp, #12
 800b76a:	4770      	bx	lr
 800b76c:	200001e8 	.word	0x200001e8
 800b770:	ffff0208 	.word	0xffff0208

0800b774 <memset>:
 800b774:	4603      	mov	r3, r0
 800b776:	4402      	add	r2, r0
 800b778:	4293      	cmp	r3, r2
 800b77a:	d100      	bne.n	800b77e <memset+0xa>
 800b77c:	4770      	bx	lr
 800b77e:	f803 1b01 	strb.w	r1, [r3], #1
 800b782:	e7f9      	b.n	800b778 <memset+0x4>

0800b784 <__errno>:
 800b784:	4b01      	ldr	r3, [pc, #4]	; (800b78c <__errno+0x8>)
 800b786:	6818      	ldr	r0, [r3, #0]
 800b788:	4770      	bx	lr
 800b78a:	bf00      	nop
 800b78c:	200001e8 	.word	0x200001e8

0800b790 <__libc_init_array>:
 800b790:	b570      	push	{r4, r5, r6, lr}
 800b792:	2600      	movs	r6, #0
 800b794:	4d0c      	ldr	r5, [pc, #48]	; (800b7c8 <__libc_init_array+0x38>)
 800b796:	4c0d      	ldr	r4, [pc, #52]	; (800b7cc <__libc_init_array+0x3c>)
 800b798:	1b64      	subs	r4, r4, r5
 800b79a:	10a4      	asrs	r4, r4, #2
 800b79c:	42a6      	cmp	r6, r4
 800b79e:	d109      	bne.n	800b7b4 <__libc_init_array+0x24>
 800b7a0:	f000 fc7a 	bl	800c098 <_init>
 800b7a4:	2600      	movs	r6, #0
 800b7a6:	4d0a      	ldr	r5, [pc, #40]	; (800b7d0 <__libc_init_array+0x40>)
 800b7a8:	4c0a      	ldr	r4, [pc, #40]	; (800b7d4 <__libc_init_array+0x44>)
 800b7aa:	1b64      	subs	r4, r4, r5
 800b7ac:	10a4      	asrs	r4, r4, #2
 800b7ae:	42a6      	cmp	r6, r4
 800b7b0:	d105      	bne.n	800b7be <__libc_init_array+0x2e>
 800b7b2:	bd70      	pop	{r4, r5, r6, pc}
 800b7b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7b8:	4798      	blx	r3
 800b7ba:	3601      	adds	r6, #1
 800b7bc:	e7ee      	b.n	800b79c <__libc_init_array+0xc>
 800b7be:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7c2:	4798      	blx	r3
 800b7c4:	3601      	adds	r6, #1
 800b7c6:	e7f2      	b.n	800b7ae <__libc_init_array+0x1e>
 800b7c8:	0800c430 	.word	0x0800c430
 800b7cc:	0800c430 	.word	0x0800c430
 800b7d0:	0800c430 	.word	0x0800c430
 800b7d4:	0800c434 	.word	0x0800c434

0800b7d8 <__retarget_lock_acquire_recursive>:
 800b7d8:	4770      	bx	lr

0800b7da <__retarget_lock_release_recursive>:
 800b7da:	4770      	bx	lr

0800b7dc <memcpy>:
 800b7dc:	440a      	add	r2, r1
 800b7de:	4291      	cmp	r1, r2
 800b7e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7e4:	d100      	bne.n	800b7e8 <memcpy+0xc>
 800b7e6:	4770      	bx	lr
 800b7e8:	b510      	push	{r4, lr}
 800b7ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7ee:	4291      	cmp	r1, r2
 800b7f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7f4:	d1f9      	bne.n	800b7ea <memcpy+0xe>
 800b7f6:	bd10      	pop	{r4, pc}

0800b7f8 <_free_r>:
 800b7f8:	b538      	push	{r3, r4, r5, lr}
 800b7fa:	4605      	mov	r5, r0
 800b7fc:	2900      	cmp	r1, #0
 800b7fe:	d040      	beq.n	800b882 <_free_r+0x8a>
 800b800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b804:	1f0c      	subs	r4, r1, #4
 800b806:	2b00      	cmp	r3, #0
 800b808:	bfb8      	it	lt
 800b80a:	18e4      	addlt	r4, r4, r3
 800b80c:	f000 f8dc 	bl	800b9c8 <__malloc_lock>
 800b810:	4a1c      	ldr	r2, [pc, #112]	; (800b884 <_free_r+0x8c>)
 800b812:	6813      	ldr	r3, [r2, #0]
 800b814:	b933      	cbnz	r3, 800b824 <_free_r+0x2c>
 800b816:	6063      	str	r3, [r4, #4]
 800b818:	6014      	str	r4, [r2, #0]
 800b81a:	4628      	mov	r0, r5
 800b81c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b820:	f000 b8d8 	b.w	800b9d4 <__malloc_unlock>
 800b824:	42a3      	cmp	r3, r4
 800b826:	d908      	bls.n	800b83a <_free_r+0x42>
 800b828:	6820      	ldr	r0, [r4, #0]
 800b82a:	1821      	adds	r1, r4, r0
 800b82c:	428b      	cmp	r3, r1
 800b82e:	bf01      	itttt	eq
 800b830:	6819      	ldreq	r1, [r3, #0]
 800b832:	685b      	ldreq	r3, [r3, #4]
 800b834:	1809      	addeq	r1, r1, r0
 800b836:	6021      	streq	r1, [r4, #0]
 800b838:	e7ed      	b.n	800b816 <_free_r+0x1e>
 800b83a:	461a      	mov	r2, r3
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	b10b      	cbz	r3, 800b844 <_free_r+0x4c>
 800b840:	42a3      	cmp	r3, r4
 800b842:	d9fa      	bls.n	800b83a <_free_r+0x42>
 800b844:	6811      	ldr	r1, [r2, #0]
 800b846:	1850      	adds	r0, r2, r1
 800b848:	42a0      	cmp	r0, r4
 800b84a:	d10b      	bne.n	800b864 <_free_r+0x6c>
 800b84c:	6820      	ldr	r0, [r4, #0]
 800b84e:	4401      	add	r1, r0
 800b850:	1850      	adds	r0, r2, r1
 800b852:	4283      	cmp	r3, r0
 800b854:	6011      	str	r1, [r2, #0]
 800b856:	d1e0      	bne.n	800b81a <_free_r+0x22>
 800b858:	6818      	ldr	r0, [r3, #0]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	4408      	add	r0, r1
 800b85e:	6010      	str	r0, [r2, #0]
 800b860:	6053      	str	r3, [r2, #4]
 800b862:	e7da      	b.n	800b81a <_free_r+0x22>
 800b864:	d902      	bls.n	800b86c <_free_r+0x74>
 800b866:	230c      	movs	r3, #12
 800b868:	602b      	str	r3, [r5, #0]
 800b86a:	e7d6      	b.n	800b81a <_free_r+0x22>
 800b86c:	6820      	ldr	r0, [r4, #0]
 800b86e:	1821      	adds	r1, r4, r0
 800b870:	428b      	cmp	r3, r1
 800b872:	bf01      	itttt	eq
 800b874:	6819      	ldreq	r1, [r3, #0]
 800b876:	685b      	ldreq	r3, [r3, #4]
 800b878:	1809      	addeq	r1, r1, r0
 800b87a:	6021      	streq	r1, [r4, #0]
 800b87c:	6063      	str	r3, [r4, #4]
 800b87e:	6054      	str	r4, [r2, #4]
 800b880:	e7cb      	b.n	800b81a <_free_r+0x22>
 800b882:	bd38      	pop	{r3, r4, r5, pc}
 800b884:	20001758 	.word	0x20001758

0800b888 <sbrk_aligned>:
 800b888:	b570      	push	{r4, r5, r6, lr}
 800b88a:	4e0e      	ldr	r6, [pc, #56]	; (800b8c4 <sbrk_aligned+0x3c>)
 800b88c:	460c      	mov	r4, r1
 800b88e:	6831      	ldr	r1, [r6, #0]
 800b890:	4605      	mov	r5, r0
 800b892:	b911      	cbnz	r1, 800b89a <sbrk_aligned+0x12>
 800b894:	f000 fbaa 	bl	800bfec <_sbrk_r>
 800b898:	6030      	str	r0, [r6, #0]
 800b89a:	4621      	mov	r1, r4
 800b89c:	4628      	mov	r0, r5
 800b89e:	f000 fba5 	bl	800bfec <_sbrk_r>
 800b8a2:	1c43      	adds	r3, r0, #1
 800b8a4:	d00a      	beq.n	800b8bc <sbrk_aligned+0x34>
 800b8a6:	1cc4      	adds	r4, r0, #3
 800b8a8:	f024 0403 	bic.w	r4, r4, #3
 800b8ac:	42a0      	cmp	r0, r4
 800b8ae:	d007      	beq.n	800b8c0 <sbrk_aligned+0x38>
 800b8b0:	1a21      	subs	r1, r4, r0
 800b8b2:	4628      	mov	r0, r5
 800b8b4:	f000 fb9a 	bl	800bfec <_sbrk_r>
 800b8b8:	3001      	adds	r0, #1
 800b8ba:	d101      	bne.n	800b8c0 <sbrk_aligned+0x38>
 800b8bc:	f04f 34ff 	mov.w	r4, #4294967295
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	bd70      	pop	{r4, r5, r6, pc}
 800b8c4:	2000175c 	.word	0x2000175c

0800b8c8 <_malloc_r>:
 800b8c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8cc:	1ccd      	adds	r5, r1, #3
 800b8ce:	f025 0503 	bic.w	r5, r5, #3
 800b8d2:	3508      	adds	r5, #8
 800b8d4:	2d0c      	cmp	r5, #12
 800b8d6:	bf38      	it	cc
 800b8d8:	250c      	movcc	r5, #12
 800b8da:	2d00      	cmp	r5, #0
 800b8dc:	4607      	mov	r7, r0
 800b8de:	db01      	blt.n	800b8e4 <_malloc_r+0x1c>
 800b8e0:	42a9      	cmp	r1, r5
 800b8e2:	d905      	bls.n	800b8f0 <_malloc_r+0x28>
 800b8e4:	230c      	movs	r3, #12
 800b8e6:	2600      	movs	r6, #0
 800b8e8:	603b      	str	r3, [r7, #0]
 800b8ea:	4630      	mov	r0, r6
 800b8ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8f0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b9c4 <_malloc_r+0xfc>
 800b8f4:	f000 f868 	bl	800b9c8 <__malloc_lock>
 800b8f8:	f8d8 3000 	ldr.w	r3, [r8]
 800b8fc:	461c      	mov	r4, r3
 800b8fe:	bb5c      	cbnz	r4, 800b958 <_malloc_r+0x90>
 800b900:	4629      	mov	r1, r5
 800b902:	4638      	mov	r0, r7
 800b904:	f7ff ffc0 	bl	800b888 <sbrk_aligned>
 800b908:	1c43      	adds	r3, r0, #1
 800b90a:	4604      	mov	r4, r0
 800b90c:	d155      	bne.n	800b9ba <_malloc_r+0xf2>
 800b90e:	f8d8 4000 	ldr.w	r4, [r8]
 800b912:	4626      	mov	r6, r4
 800b914:	2e00      	cmp	r6, #0
 800b916:	d145      	bne.n	800b9a4 <_malloc_r+0xdc>
 800b918:	2c00      	cmp	r4, #0
 800b91a:	d048      	beq.n	800b9ae <_malloc_r+0xe6>
 800b91c:	6823      	ldr	r3, [r4, #0]
 800b91e:	4631      	mov	r1, r6
 800b920:	4638      	mov	r0, r7
 800b922:	eb04 0903 	add.w	r9, r4, r3
 800b926:	f000 fb61 	bl	800bfec <_sbrk_r>
 800b92a:	4581      	cmp	r9, r0
 800b92c:	d13f      	bne.n	800b9ae <_malloc_r+0xe6>
 800b92e:	6821      	ldr	r1, [r4, #0]
 800b930:	4638      	mov	r0, r7
 800b932:	1a6d      	subs	r5, r5, r1
 800b934:	4629      	mov	r1, r5
 800b936:	f7ff ffa7 	bl	800b888 <sbrk_aligned>
 800b93a:	3001      	adds	r0, #1
 800b93c:	d037      	beq.n	800b9ae <_malloc_r+0xe6>
 800b93e:	6823      	ldr	r3, [r4, #0]
 800b940:	442b      	add	r3, r5
 800b942:	6023      	str	r3, [r4, #0]
 800b944:	f8d8 3000 	ldr.w	r3, [r8]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d038      	beq.n	800b9be <_malloc_r+0xf6>
 800b94c:	685a      	ldr	r2, [r3, #4]
 800b94e:	42a2      	cmp	r2, r4
 800b950:	d12b      	bne.n	800b9aa <_malloc_r+0xe2>
 800b952:	2200      	movs	r2, #0
 800b954:	605a      	str	r2, [r3, #4]
 800b956:	e00f      	b.n	800b978 <_malloc_r+0xb0>
 800b958:	6822      	ldr	r2, [r4, #0]
 800b95a:	1b52      	subs	r2, r2, r5
 800b95c:	d41f      	bmi.n	800b99e <_malloc_r+0xd6>
 800b95e:	2a0b      	cmp	r2, #11
 800b960:	d917      	bls.n	800b992 <_malloc_r+0xca>
 800b962:	1961      	adds	r1, r4, r5
 800b964:	42a3      	cmp	r3, r4
 800b966:	6025      	str	r5, [r4, #0]
 800b968:	bf18      	it	ne
 800b96a:	6059      	strne	r1, [r3, #4]
 800b96c:	6863      	ldr	r3, [r4, #4]
 800b96e:	bf08      	it	eq
 800b970:	f8c8 1000 	streq.w	r1, [r8]
 800b974:	5162      	str	r2, [r4, r5]
 800b976:	604b      	str	r3, [r1, #4]
 800b978:	4638      	mov	r0, r7
 800b97a:	f104 060b 	add.w	r6, r4, #11
 800b97e:	f000 f829 	bl	800b9d4 <__malloc_unlock>
 800b982:	f026 0607 	bic.w	r6, r6, #7
 800b986:	1d23      	adds	r3, r4, #4
 800b988:	1af2      	subs	r2, r6, r3
 800b98a:	d0ae      	beq.n	800b8ea <_malloc_r+0x22>
 800b98c:	1b9b      	subs	r3, r3, r6
 800b98e:	50a3      	str	r3, [r4, r2]
 800b990:	e7ab      	b.n	800b8ea <_malloc_r+0x22>
 800b992:	42a3      	cmp	r3, r4
 800b994:	6862      	ldr	r2, [r4, #4]
 800b996:	d1dd      	bne.n	800b954 <_malloc_r+0x8c>
 800b998:	f8c8 2000 	str.w	r2, [r8]
 800b99c:	e7ec      	b.n	800b978 <_malloc_r+0xb0>
 800b99e:	4623      	mov	r3, r4
 800b9a0:	6864      	ldr	r4, [r4, #4]
 800b9a2:	e7ac      	b.n	800b8fe <_malloc_r+0x36>
 800b9a4:	4634      	mov	r4, r6
 800b9a6:	6876      	ldr	r6, [r6, #4]
 800b9a8:	e7b4      	b.n	800b914 <_malloc_r+0x4c>
 800b9aa:	4613      	mov	r3, r2
 800b9ac:	e7cc      	b.n	800b948 <_malloc_r+0x80>
 800b9ae:	230c      	movs	r3, #12
 800b9b0:	4638      	mov	r0, r7
 800b9b2:	603b      	str	r3, [r7, #0]
 800b9b4:	f000 f80e 	bl	800b9d4 <__malloc_unlock>
 800b9b8:	e797      	b.n	800b8ea <_malloc_r+0x22>
 800b9ba:	6025      	str	r5, [r4, #0]
 800b9bc:	e7dc      	b.n	800b978 <_malloc_r+0xb0>
 800b9be:	605b      	str	r3, [r3, #4]
 800b9c0:	deff      	udf	#255	; 0xff
 800b9c2:	bf00      	nop
 800b9c4:	20001758 	.word	0x20001758

0800b9c8 <__malloc_lock>:
 800b9c8:	4801      	ldr	r0, [pc, #4]	; (800b9d0 <__malloc_lock+0x8>)
 800b9ca:	f7ff bf05 	b.w	800b7d8 <__retarget_lock_acquire_recursive>
 800b9ce:	bf00      	nop
 800b9d0:	20001754 	.word	0x20001754

0800b9d4 <__malloc_unlock>:
 800b9d4:	4801      	ldr	r0, [pc, #4]	; (800b9dc <__malloc_unlock+0x8>)
 800b9d6:	f7ff bf00 	b.w	800b7da <__retarget_lock_release_recursive>
 800b9da:	bf00      	nop
 800b9dc:	20001754 	.word	0x20001754

0800b9e0 <__ssputs_r>:
 800b9e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9e4:	461f      	mov	r7, r3
 800b9e6:	688e      	ldr	r6, [r1, #8]
 800b9e8:	4682      	mov	sl, r0
 800b9ea:	42be      	cmp	r6, r7
 800b9ec:	460c      	mov	r4, r1
 800b9ee:	4690      	mov	r8, r2
 800b9f0:	680b      	ldr	r3, [r1, #0]
 800b9f2:	d82c      	bhi.n	800ba4e <__ssputs_r+0x6e>
 800b9f4:	898a      	ldrh	r2, [r1, #12]
 800b9f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9fa:	d026      	beq.n	800ba4a <__ssputs_r+0x6a>
 800b9fc:	6965      	ldr	r5, [r4, #20]
 800b9fe:	6909      	ldr	r1, [r1, #16]
 800ba00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba04:	eba3 0901 	sub.w	r9, r3, r1
 800ba08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba0c:	1c7b      	adds	r3, r7, #1
 800ba0e:	444b      	add	r3, r9
 800ba10:	106d      	asrs	r5, r5, #1
 800ba12:	429d      	cmp	r5, r3
 800ba14:	bf38      	it	cc
 800ba16:	461d      	movcc	r5, r3
 800ba18:	0553      	lsls	r3, r2, #21
 800ba1a:	d527      	bpl.n	800ba6c <__ssputs_r+0x8c>
 800ba1c:	4629      	mov	r1, r5
 800ba1e:	f7ff ff53 	bl	800b8c8 <_malloc_r>
 800ba22:	4606      	mov	r6, r0
 800ba24:	b360      	cbz	r0, 800ba80 <__ssputs_r+0xa0>
 800ba26:	464a      	mov	r2, r9
 800ba28:	6921      	ldr	r1, [r4, #16]
 800ba2a:	f7ff fed7 	bl	800b7dc <memcpy>
 800ba2e:	89a3      	ldrh	r3, [r4, #12]
 800ba30:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba38:	81a3      	strh	r3, [r4, #12]
 800ba3a:	6126      	str	r6, [r4, #16]
 800ba3c:	444e      	add	r6, r9
 800ba3e:	6026      	str	r6, [r4, #0]
 800ba40:	463e      	mov	r6, r7
 800ba42:	6165      	str	r5, [r4, #20]
 800ba44:	eba5 0509 	sub.w	r5, r5, r9
 800ba48:	60a5      	str	r5, [r4, #8]
 800ba4a:	42be      	cmp	r6, r7
 800ba4c:	d900      	bls.n	800ba50 <__ssputs_r+0x70>
 800ba4e:	463e      	mov	r6, r7
 800ba50:	4632      	mov	r2, r6
 800ba52:	4641      	mov	r1, r8
 800ba54:	6820      	ldr	r0, [r4, #0]
 800ba56:	f000 faaf 	bl	800bfb8 <memmove>
 800ba5a:	2000      	movs	r0, #0
 800ba5c:	68a3      	ldr	r3, [r4, #8]
 800ba5e:	1b9b      	subs	r3, r3, r6
 800ba60:	60a3      	str	r3, [r4, #8]
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	4433      	add	r3, r6
 800ba66:	6023      	str	r3, [r4, #0]
 800ba68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba6c:	462a      	mov	r2, r5
 800ba6e:	f000 fadb 	bl	800c028 <_realloc_r>
 800ba72:	4606      	mov	r6, r0
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d1e0      	bne.n	800ba3a <__ssputs_r+0x5a>
 800ba78:	4650      	mov	r0, sl
 800ba7a:	6921      	ldr	r1, [r4, #16]
 800ba7c:	f7ff febc 	bl	800b7f8 <_free_r>
 800ba80:	230c      	movs	r3, #12
 800ba82:	f8ca 3000 	str.w	r3, [sl]
 800ba86:	89a3      	ldrh	r3, [r4, #12]
 800ba88:	f04f 30ff 	mov.w	r0, #4294967295
 800ba8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba90:	81a3      	strh	r3, [r4, #12]
 800ba92:	e7e9      	b.n	800ba68 <__ssputs_r+0x88>

0800ba94 <_svfiprintf_r>:
 800ba94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba98:	4698      	mov	r8, r3
 800ba9a:	898b      	ldrh	r3, [r1, #12]
 800ba9c:	4607      	mov	r7, r0
 800ba9e:	061b      	lsls	r3, r3, #24
 800baa0:	460d      	mov	r5, r1
 800baa2:	4614      	mov	r4, r2
 800baa4:	b09d      	sub	sp, #116	; 0x74
 800baa6:	d50e      	bpl.n	800bac6 <_svfiprintf_r+0x32>
 800baa8:	690b      	ldr	r3, [r1, #16]
 800baaa:	b963      	cbnz	r3, 800bac6 <_svfiprintf_r+0x32>
 800baac:	2140      	movs	r1, #64	; 0x40
 800baae:	f7ff ff0b 	bl	800b8c8 <_malloc_r>
 800bab2:	6028      	str	r0, [r5, #0]
 800bab4:	6128      	str	r0, [r5, #16]
 800bab6:	b920      	cbnz	r0, 800bac2 <_svfiprintf_r+0x2e>
 800bab8:	230c      	movs	r3, #12
 800baba:	603b      	str	r3, [r7, #0]
 800babc:	f04f 30ff 	mov.w	r0, #4294967295
 800bac0:	e0d0      	b.n	800bc64 <_svfiprintf_r+0x1d0>
 800bac2:	2340      	movs	r3, #64	; 0x40
 800bac4:	616b      	str	r3, [r5, #20]
 800bac6:	2300      	movs	r3, #0
 800bac8:	9309      	str	r3, [sp, #36]	; 0x24
 800baca:	2320      	movs	r3, #32
 800bacc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bad0:	2330      	movs	r3, #48	; 0x30
 800bad2:	f04f 0901 	mov.w	r9, #1
 800bad6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bada:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800bc7c <_svfiprintf_r+0x1e8>
 800bade:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bae2:	4623      	mov	r3, r4
 800bae4:	469a      	mov	sl, r3
 800bae6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baea:	b10a      	cbz	r2, 800baf0 <_svfiprintf_r+0x5c>
 800baec:	2a25      	cmp	r2, #37	; 0x25
 800baee:	d1f9      	bne.n	800bae4 <_svfiprintf_r+0x50>
 800baf0:	ebba 0b04 	subs.w	fp, sl, r4
 800baf4:	d00b      	beq.n	800bb0e <_svfiprintf_r+0x7a>
 800baf6:	465b      	mov	r3, fp
 800baf8:	4622      	mov	r2, r4
 800bafa:	4629      	mov	r1, r5
 800bafc:	4638      	mov	r0, r7
 800bafe:	f7ff ff6f 	bl	800b9e0 <__ssputs_r>
 800bb02:	3001      	adds	r0, #1
 800bb04:	f000 80a9 	beq.w	800bc5a <_svfiprintf_r+0x1c6>
 800bb08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb0a:	445a      	add	r2, fp
 800bb0c:	9209      	str	r2, [sp, #36]	; 0x24
 800bb0e:	f89a 3000 	ldrb.w	r3, [sl]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	f000 80a1 	beq.w	800bc5a <_svfiprintf_r+0x1c6>
 800bb18:	2300      	movs	r3, #0
 800bb1a:	f04f 32ff 	mov.w	r2, #4294967295
 800bb1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb22:	f10a 0a01 	add.w	sl, sl, #1
 800bb26:	9304      	str	r3, [sp, #16]
 800bb28:	9307      	str	r3, [sp, #28]
 800bb2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb2e:	931a      	str	r3, [sp, #104]	; 0x68
 800bb30:	4654      	mov	r4, sl
 800bb32:	2205      	movs	r2, #5
 800bb34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb38:	4850      	ldr	r0, [pc, #320]	; (800bc7c <_svfiprintf_r+0x1e8>)
 800bb3a:	f000 fa67 	bl	800c00c <memchr>
 800bb3e:	9a04      	ldr	r2, [sp, #16]
 800bb40:	b9d8      	cbnz	r0, 800bb7a <_svfiprintf_r+0xe6>
 800bb42:	06d0      	lsls	r0, r2, #27
 800bb44:	bf44      	itt	mi
 800bb46:	2320      	movmi	r3, #32
 800bb48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb4c:	0711      	lsls	r1, r2, #28
 800bb4e:	bf44      	itt	mi
 800bb50:	232b      	movmi	r3, #43	; 0x2b
 800bb52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb56:	f89a 3000 	ldrb.w	r3, [sl]
 800bb5a:	2b2a      	cmp	r3, #42	; 0x2a
 800bb5c:	d015      	beq.n	800bb8a <_svfiprintf_r+0xf6>
 800bb5e:	4654      	mov	r4, sl
 800bb60:	2000      	movs	r0, #0
 800bb62:	f04f 0c0a 	mov.w	ip, #10
 800bb66:	9a07      	ldr	r2, [sp, #28]
 800bb68:	4621      	mov	r1, r4
 800bb6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb6e:	3b30      	subs	r3, #48	; 0x30
 800bb70:	2b09      	cmp	r3, #9
 800bb72:	d94d      	bls.n	800bc10 <_svfiprintf_r+0x17c>
 800bb74:	b1b0      	cbz	r0, 800bba4 <_svfiprintf_r+0x110>
 800bb76:	9207      	str	r2, [sp, #28]
 800bb78:	e014      	b.n	800bba4 <_svfiprintf_r+0x110>
 800bb7a:	eba0 0308 	sub.w	r3, r0, r8
 800bb7e:	fa09 f303 	lsl.w	r3, r9, r3
 800bb82:	4313      	orrs	r3, r2
 800bb84:	46a2      	mov	sl, r4
 800bb86:	9304      	str	r3, [sp, #16]
 800bb88:	e7d2      	b.n	800bb30 <_svfiprintf_r+0x9c>
 800bb8a:	9b03      	ldr	r3, [sp, #12]
 800bb8c:	1d19      	adds	r1, r3, #4
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	9103      	str	r1, [sp, #12]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	bfbb      	ittet	lt
 800bb96:	425b      	neglt	r3, r3
 800bb98:	f042 0202 	orrlt.w	r2, r2, #2
 800bb9c:	9307      	strge	r3, [sp, #28]
 800bb9e:	9307      	strlt	r3, [sp, #28]
 800bba0:	bfb8      	it	lt
 800bba2:	9204      	strlt	r2, [sp, #16]
 800bba4:	7823      	ldrb	r3, [r4, #0]
 800bba6:	2b2e      	cmp	r3, #46	; 0x2e
 800bba8:	d10c      	bne.n	800bbc4 <_svfiprintf_r+0x130>
 800bbaa:	7863      	ldrb	r3, [r4, #1]
 800bbac:	2b2a      	cmp	r3, #42	; 0x2a
 800bbae:	d134      	bne.n	800bc1a <_svfiprintf_r+0x186>
 800bbb0:	9b03      	ldr	r3, [sp, #12]
 800bbb2:	3402      	adds	r4, #2
 800bbb4:	1d1a      	adds	r2, r3, #4
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	9203      	str	r2, [sp, #12]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	bfb8      	it	lt
 800bbbe:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbc2:	9305      	str	r3, [sp, #20]
 800bbc4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800bc80 <_svfiprintf_r+0x1ec>
 800bbc8:	2203      	movs	r2, #3
 800bbca:	4650      	mov	r0, sl
 800bbcc:	7821      	ldrb	r1, [r4, #0]
 800bbce:	f000 fa1d 	bl	800c00c <memchr>
 800bbd2:	b138      	cbz	r0, 800bbe4 <_svfiprintf_r+0x150>
 800bbd4:	2240      	movs	r2, #64	; 0x40
 800bbd6:	9b04      	ldr	r3, [sp, #16]
 800bbd8:	eba0 000a 	sub.w	r0, r0, sl
 800bbdc:	4082      	lsls	r2, r0
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	3401      	adds	r4, #1
 800bbe2:	9304      	str	r3, [sp, #16]
 800bbe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbe8:	2206      	movs	r2, #6
 800bbea:	4826      	ldr	r0, [pc, #152]	; (800bc84 <_svfiprintf_r+0x1f0>)
 800bbec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbf0:	f000 fa0c 	bl	800c00c <memchr>
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	d038      	beq.n	800bc6a <_svfiprintf_r+0x1d6>
 800bbf8:	4b23      	ldr	r3, [pc, #140]	; (800bc88 <_svfiprintf_r+0x1f4>)
 800bbfa:	bb1b      	cbnz	r3, 800bc44 <_svfiprintf_r+0x1b0>
 800bbfc:	9b03      	ldr	r3, [sp, #12]
 800bbfe:	3307      	adds	r3, #7
 800bc00:	f023 0307 	bic.w	r3, r3, #7
 800bc04:	3308      	adds	r3, #8
 800bc06:	9303      	str	r3, [sp, #12]
 800bc08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc0a:	4433      	add	r3, r6
 800bc0c:	9309      	str	r3, [sp, #36]	; 0x24
 800bc0e:	e768      	b.n	800bae2 <_svfiprintf_r+0x4e>
 800bc10:	460c      	mov	r4, r1
 800bc12:	2001      	movs	r0, #1
 800bc14:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc18:	e7a6      	b.n	800bb68 <_svfiprintf_r+0xd4>
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	f04f 0c0a 	mov.w	ip, #10
 800bc20:	4619      	mov	r1, r3
 800bc22:	3401      	adds	r4, #1
 800bc24:	9305      	str	r3, [sp, #20]
 800bc26:	4620      	mov	r0, r4
 800bc28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc2c:	3a30      	subs	r2, #48	; 0x30
 800bc2e:	2a09      	cmp	r2, #9
 800bc30:	d903      	bls.n	800bc3a <_svfiprintf_r+0x1a6>
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d0c6      	beq.n	800bbc4 <_svfiprintf_r+0x130>
 800bc36:	9105      	str	r1, [sp, #20]
 800bc38:	e7c4      	b.n	800bbc4 <_svfiprintf_r+0x130>
 800bc3a:	4604      	mov	r4, r0
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc42:	e7f0      	b.n	800bc26 <_svfiprintf_r+0x192>
 800bc44:	ab03      	add	r3, sp, #12
 800bc46:	9300      	str	r3, [sp, #0]
 800bc48:	462a      	mov	r2, r5
 800bc4a:	4638      	mov	r0, r7
 800bc4c:	4b0f      	ldr	r3, [pc, #60]	; (800bc8c <_svfiprintf_r+0x1f8>)
 800bc4e:	a904      	add	r1, sp, #16
 800bc50:	f3af 8000 	nop.w
 800bc54:	1c42      	adds	r2, r0, #1
 800bc56:	4606      	mov	r6, r0
 800bc58:	d1d6      	bne.n	800bc08 <_svfiprintf_r+0x174>
 800bc5a:	89ab      	ldrh	r3, [r5, #12]
 800bc5c:	065b      	lsls	r3, r3, #25
 800bc5e:	f53f af2d 	bmi.w	800babc <_svfiprintf_r+0x28>
 800bc62:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc64:	b01d      	add	sp, #116	; 0x74
 800bc66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc6a:	ab03      	add	r3, sp, #12
 800bc6c:	9300      	str	r3, [sp, #0]
 800bc6e:	462a      	mov	r2, r5
 800bc70:	4638      	mov	r0, r7
 800bc72:	4b06      	ldr	r3, [pc, #24]	; (800bc8c <_svfiprintf_r+0x1f8>)
 800bc74:	a904      	add	r1, sp, #16
 800bc76:	f000 f87d 	bl	800bd74 <_printf_i>
 800bc7a:	e7eb      	b.n	800bc54 <_svfiprintf_r+0x1c0>
 800bc7c:	0800c3fb 	.word	0x0800c3fb
 800bc80:	0800c401 	.word	0x0800c401
 800bc84:	0800c405 	.word	0x0800c405
 800bc88:	00000000 	.word	0x00000000
 800bc8c:	0800b9e1 	.word	0x0800b9e1

0800bc90 <_printf_common>:
 800bc90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc94:	4616      	mov	r6, r2
 800bc96:	4699      	mov	r9, r3
 800bc98:	688a      	ldr	r2, [r1, #8]
 800bc9a:	690b      	ldr	r3, [r1, #16]
 800bc9c:	4607      	mov	r7, r0
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	bfb8      	it	lt
 800bca2:	4613      	movlt	r3, r2
 800bca4:	6033      	str	r3, [r6, #0]
 800bca6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bcaa:	460c      	mov	r4, r1
 800bcac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bcb0:	b10a      	cbz	r2, 800bcb6 <_printf_common+0x26>
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	6033      	str	r3, [r6, #0]
 800bcb6:	6823      	ldr	r3, [r4, #0]
 800bcb8:	0699      	lsls	r1, r3, #26
 800bcba:	bf42      	ittt	mi
 800bcbc:	6833      	ldrmi	r3, [r6, #0]
 800bcbe:	3302      	addmi	r3, #2
 800bcc0:	6033      	strmi	r3, [r6, #0]
 800bcc2:	6825      	ldr	r5, [r4, #0]
 800bcc4:	f015 0506 	ands.w	r5, r5, #6
 800bcc8:	d106      	bne.n	800bcd8 <_printf_common+0x48>
 800bcca:	f104 0a19 	add.w	sl, r4, #25
 800bcce:	68e3      	ldr	r3, [r4, #12]
 800bcd0:	6832      	ldr	r2, [r6, #0]
 800bcd2:	1a9b      	subs	r3, r3, r2
 800bcd4:	42ab      	cmp	r3, r5
 800bcd6:	dc2b      	bgt.n	800bd30 <_printf_common+0xa0>
 800bcd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bcdc:	1e13      	subs	r3, r2, #0
 800bcde:	6822      	ldr	r2, [r4, #0]
 800bce0:	bf18      	it	ne
 800bce2:	2301      	movne	r3, #1
 800bce4:	0692      	lsls	r2, r2, #26
 800bce6:	d430      	bmi.n	800bd4a <_printf_common+0xba>
 800bce8:	4649      	mov	r1, r9
 800bcea:	4638      	mov	r0, r7
 800bcec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bcf0:	47c0      	blx	r8
 800bcf2:	3001      	adds	r0, #1
 800bcf4:	d023      	beq.n	800bd3e <_printf_common+0xae>
 800bcf6:	6823      	ldr	r3, [r4, #0]
 800bcf8:	6922      	ldr	r2, [r4, #16]
 800bcfa:	f003 0306 	and.w	r3, r3, #6
 800bcfe:	2b04      	cmp	r3, #4
 800bd00:	bf14      	ite	ne
 800bd02:	2500      	movne	r5, #0
 800bd04:	6833      	ldreq	r3, [r6, #0]
 800bd06:	f04f 0600 	mov.w	r6, #0
 800bd0a:	bf08      	it	eq
 800bd0c:	68e5      	ldreq	r5, [r4, #12]
 800bd0e:	f104 041a 	add.w	r4, r4, #26
 800bd12:	bf08      	it	eq
 800bd14:	1aed      	subeq	r5, r5, r3
 800bd16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bd1a:	bf08      	it	eq
 800bd1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd20:	4293      	cmp	r3, r2
 800bd22:	bfc4      	itt	gt
 800bd24:	1a9b      	subgt	r3, r3, r2
 800bd26:	18ed      	addgt	r5, r5, r3
 800bd28:	42b5      	cmp	r5, r6
 800bd2a:	d11a      	bne.n	800bd62 <_printf_common+0xd2>
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	e008      	b.n	800bd42 <_printf_common+0xb2>
 800bd30:	2301      	movs	r3, #1
 800bd32:	4652      	mov	r2, sl
 800bd34:	4649      	mov	r1, r9
 800bd36:	4638      	mov	r0, r7
 800bd38:	47c0      	blx	r8
 800bd3a:	3001      	adds	r0, #1
 800bd3c:	d103      	bne.n	800bd46 <_printf_common+0xb6>
 800bd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd46:	3501      	adds	r5, #1
 800bd48:	e7c1      	b.n	800bcce <_printf_common+0x3e>
 800bd4a:	2030      	movs	r0, #48	; 0x30
 800bd4c:	18e1      	adds	r1, r4, r3
 800bd4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd52:	1c5a      	adds	r2, r3, #1
 800bd54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd58:	4422      	add	r2, r4
 800bd5a:	3302      	adds	r3, #2
 800bd5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd60:	e7c2      	b.n	800bce8 <_printf_common+0x58>
 800bd62:	2301      	movs	r3, #1
 800bd64:	4622      	mov	r2, r4
 800bd66:	4649      	mov	r1, r9
 800bd68:	4638      	mov	r0, r7
 800bd6a:	47c0      	blx	r8
 800bd6c:	3001      	adds	r0, #1
 800bd6e:	d0e6      	beq.n	800bd3e <_printf_common+0xae>
 800bd70:	3601      	adds	r6, #1
 800bd72:	e7d9      	b.n	800bd28 <_printf_common+0x98>

0800bd74 <_printf_i>:
 800bd74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd78:	7e0f      	ldrb	r7, [r1, #24]
 800bd7a:	4691      	mov	r9, r2
 800bd7c:	2f78      	cmp	r7, #120	; 0x78
 800bd7e:	4680      	mov	r8, r0
 800bd80:	460c      	mov	r4, r1
 800bd82:	469a      	mov	sl, r3
 800bd84:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bd86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bd8a:	d807      	bhi.n	800bd9c <_printf_i+0x28>
 800bd8c:	2f62      	cmp	r7, #98	; 0x62
 800bd8e:	d80a      	bhi.n	800bda6 <_printf_i+0x32>
 800bd90:	2f00      	cmp	r7, #0
 800bd92:	f000 80d5 	beq.w	800bf40 <_printf_i+0x1cc>
 800bd96:	2f58      	cmp	r7, #88	; 0x58
 800bd98:	f000 80c1 	beq.w	800bf1e <_printf_i+0x1aa>
 800bd9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bda0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bda4:	e03a      	b.n	800be1c <_printf_i+0xa8>
 800bda6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bdaa:	2b15      	cmp	r3, #21
 800bdac:	d8f6      	bhi.n	800bd9c <_printf_i+0x28>
 800bdae:	a101      	add	r1, pc, #4	; (adr r1, 800bdb4 <_printf_i+0x40>)
 800bdb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bdb4:	0800be0d 	.word	0x0800be0d
 800bdb8:	0800be21 	.word	0x0800be21
 800bdbc:	0800bd9d 	.word	0x0800bd9d
 800bdc0:	0800bd9d 	.word	0x0800bd9d
 800bdc4:	0800bd9d 	.word	0x0800bd9d
 800bdc8:	0800bd9d 	.word	0x0800bd9d
 800bdcc:	0800be21 	.word	0x0800be21
 800bdd0:	0800bd9d 	.word	0x0800bd9d
 800bdd4:	0800bd9d 	.word	0x0800bd9d
 800bdd8:	0800bd9d 	.word	0x0800bd9d
 800bddc:	0800bd9d 	.word	0x0800bd9d
 800bde0:	0800bf27 	.word	0x0800bf27
 800bde4:	0800be4d 	.word	0x0800be4d
 800bde8:	0800bee1 	.word	0x0800bee1
 800bdec:	0800bd9d 	.word	0x0800bd9d
 800bdf0:	0800bd9d 	.word	0x0800bd9d
 800bdf4:	0800bf49 	.word	0x0800bf49
 800bdf8:	0800bd9d 	.word	0x0800bd9d
 800bdfc:	0800be4d 	.word	0x0800be4d
 800be00:	0800bd9d 	.word	0x0800bd9d
 800be04:	0800bd9d 	.word	0x0800bd9d
 800be08:	0800bee9 	.word	0x0800bee9
 800be0c:	682b      	ldr	r3, [r5, #0]
 800be0e:	1d1a      	adds	r2, r3, #4
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	602a      	str	r2, [r5, #0]
 800be14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800be18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be1c:	2301      	movs	r3, #1
 800be1e:	e0a0      	b.n	800bf62 <_printf_i+0x1ee>
 800be20:	6820      	ldr	r0, [r4, #0]
 800be22:	682b      	ldr	r3, [r5, #0]
 800be24:	0607      	lsls	r7, r0, #24
 800be26:	f103 0104 	add.w	r1, r3, #4
 800be2a:	6029      	str	r1, [r5, #0]
 800be2c:	d501      	bpl.n	800be32 <_printf_i+0xbe>
 800be2e:	681e      	ldr	r6, [r3, #0]
 800be30:	e003      	b.n	800be3a <_printf_i+0xc6>
 800be32:	0646      	lsls	r6, r0, #25
 800be34:	d5fb      	bpl.n	800be2e <_printf_i+0xba>
 800be36:	f9b3 6000 	ldrsh.w	r6, [r3]
 800be3a:	2e00      	cmp	r6, #0
 800be3c:	da03      	bge.n	800be46 <_printf_i+0xd2>
 800be3e:	232d      	movs	r3, #45	; 0x2d
 800be40:	4276      	negs	r6, r6
 800be42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be46:	230a      	movs	r3, #10
 800be48:	4859      	ldr	r0, [pc, #356]	; (800bfb0 <_printf_i+0x23c>)
 800be4a:	e012      	b.n	800be72 <_printf_i+0xfe>
 800be4c:	682b      	ldr	r3, [r5, #0]
 800be4e:	6820      	ldr	r0, [r4, #0]
 800be50:	1d19      	adds	r1, r3, #4
 800be52:	6029      	str	r1, [r5, #0]
 800be54:	0605      	lsls	r5, r0, #24
 800be56:	d501      	bpl.n	800be5c <_printf_i+0xe8>
 800be58:	681e      	ldr	r6, [r3, #0]
 800be5a:	e002      	b.n	800be62 <_printf_i+0xee>
 800be5c:	0641      	lsls	r1, r0, #25
 800be5e:	d5fb      	bpl.n	800be58 <_printf_i+0xe4>
 800be60:	881e      	ldrh	r6, [r3, #0]
 800be62:	2f6f      	cmp	r7, #111	; 0x6f
 800be64:	bf0c      	ite	eq
 800be66:	2308      	moveq	r3, #8
 800be68:	230a      	movne	r3, #10
 800be6a:	4851      	ldr	r0, [pc, #324]	; (800bfb0 <_printf_i+0x23c>)
 800be6c:	2100      	movs	r1, #0
 800be6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be72:	6865      	ldr	r5, [r4, #4]
 800be74:	2d00      	cmp	r5, #0
 800be76:	bfa8      	it	ge
 800be78:	6821      	ldrge	r1, [r4, #0]
 800be7a:	60a5      	str	r5, [r4, #8]
 800be7c:	bfa4      	itt	ge
 800be7e:	f021 0104 	bicge.w	r1, r1, #4
 800be82:	6021      	strge	r1, [r4, #0]
 800be84:	b90e      	cbnz	r6, 800be8a <_printf_i+0x116>
 800be86:	2d00      	cmp	r5, #0
 800be88:	d04b      	beq.n	800bf22 <_printf_i+0x1ae>
 800be8a:	4615      	mov	r5, r2
 800be8c:	fbb6 f1f3 	udiv	r1, r6, r3
 800be90:	fb03 6711 	mls	r7, r3, r1, r6
 800be94:	5dc7      	ldrb	r7, [r0, r7]
 800be96:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800be9a:	4637      	mov	r7, r6
 800be9c:	42bb      	cmp	r3, r7
 800be9e:	460e      	mov	r6, r1
 800bea0:	d9f4      	bls.n	800be8c <_printf_i+0x118>
 800bea2:	2b08      	cmp	r3, #8
 800bea4:	d10b      	bne.n	800bebe <_printf_i+0x14a>
 800bea6:	6823      	ldr	r3, [r4, #0]
 800bea8:	07de      	lsls	r6, r3, #31
 800beaa:	d508      	bpl.n	800bebe <_printf_i+0x14a>
 800beac:	6923      	ldr	r3, [r4, #16]
 800beae:	6861      	ldr	r1, [r4, #4]
 800beb0:	4299      	cmp	r1, r3
 800beb2:	bfde      	ittt	le
 800beb4:	2330      	movle	r3, #48	; 0x30
 800beb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800beba:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bebe:	1b52      	subs	r2, r2, r5
 800bec0:	6122      	str	r2, [r4, #16]
 800bec2:	464b      	mov	r3, r9
 800bec4:	4621      	mov	r1, r4
 800bec6:	4640      	mov	r0, r8
 800bec8:	f8cd a000 	str.w	sl, [sp]
 800becc:	aa03      	add	r2, sp, #12
 800bece:	f7ff fedf 	bl	800bc90 <_printf_common>
 800bed2:	3001      	adds	r0, #1
 800bed4:	d14a      	bne.n	800bf6c <_printf_i+0x1f8>
 800bed6:	f04f 30ff 	mov.w	r0, #4294967295
 800beda:	b004      	add	sp, #16
 800bedc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bee0:	6823      	ldr	r3, [r4, #0]
 800bee2:	f043 0320 	orr.w	r3, r3, #32
 800bee6:	6023      	str	r3, [r4, #0]
 800bee8:	2778      	movs	r7, #120	; 0x78
 800beea:	4832      	ldr	r0, [pc, #200]	; (800bfb4 <_printf_i+0x240>)
 800beec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bef0:	6823      	ldr	r3, [r4, #0]
 800bef2:	6829      	ldr	r1, [r5, #0]
 800bef4:	061f      	lsls	r7, r3, #24
 800bef6:	f851 6b04 	ldr.w	r6, [r1], #4
 800befa:	d402      	bmi.n	800bf02 <_printf_i+0x18e>
 800befc:	065f      	lsls	r7, r3, #25
 800befe:	bf48      	it	mi
 800bf00:	b2b6      	uxthmi	r6, r6
 800bf02:	07df      	lsls	r7, r3, #31
 800bf04:	bf48      	it	mi
 800bf06:	f043 0320 	orrmi.w	r3, r3, #32
 800bf0a:	6029      	str	r1, [r5, #0]
 800bf0c:	bf48      	it	mi
 800bf0e:	6023      	strmi	r3, [r4, #0]
 800bf10:	b91e      	cbnz	r6, 800bf1a <_printf_i+0x1a6>
 800bf12:	6823      	ldr	r3, [r4, #0]
 800bf14:	f023 0320 	bic.w	r3, r3, #32
 800bf18:	6023      	str	r3, [r4, #0]
 800bf1a:	2310      	movs	r3, #16
 800bf1c:	e7a6      	b.n	800be6c <_printf_i+0xf8>
 800bf1e:	4824      	ldr	r0, [pc, #144]	; (800bfb0 <_printf_i+0x23c>)
 800bf20:	e7e4      	b.n	800beec <_printf_i+0x178>
 800bf22:	4615      	mov	r5, r2
 800bf24:	e7bd      	b.n	800bea2 <_printf_i+0x12e>
 800bf26:	682b      	ldr	r3, [r5, #0]
 800bf28:	6826      	ldr	r6, [r4, #0]
 800bf2a:	1d18      	adds	r0, r3, #4
 800bf2c:	6961      	ldr	r1, [r4, #20]
 800bf2e:	6028      	str	r0, [r5, #0]
 800bf30:	0635      	lsls	r5, r6, #24
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	d501      	bpl.n	800bf3a <_printf_i+0x1c6>
 800bf36:	6019      	str	r1, [r3, #0]
 800bf38:	e002      	b.n	800bf40 <_printf_i+0x1cc>
 800bf3a:	0670      	lsls	r0, r6, #25
 800bf3c:	d5fb      	bpl.n	800bf36 <_printf_i+0x1c2>
 800bf3e:	8019      	strh	r1, [r3, #0]
 800bf40:	2300      	movs	r3, #0
 800bf42:	4615      	mov	r5, r2
 800bf44:	6123      	str	r3, [r4, #16]
 800bf46:	e7bc      	b.n	800bec2 <_printf_i+0x14e>
 800bf48:	682b      	ldr	r3, [r5, #0]
 800bf4a:	2100      	movs	r1, #0
 800bf4c:	1d1a      	adds	r2, r3, #4
 800bf4e:	602a      	str	r2, [r5, #0]
 800bf50:	681d      	ldr	r5, [r3, #0]
 800bf52:	6862      	ldr	r2, [r4, #4]
 800bf54:	4628      	mov	r0, r5
 800bf56:	f000 f859 	bl	800c00c <memchr>
 800bf5a:	b108      	cbz	r0, 800bf60 <_printf_i+0x1ec>
 800bf5c:	1b40      	subs	r0, r0, r5
 800bf5e:	6060      	str	r0, [r4, #4]
 800bf60:	6863      	ldr	r3, [r4, #4]
 800bf62:	6123      	str	r3, [r4, #16]
 800bf64:	2300      	movs	r3, #0
 800bf66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf6a:	e7aa      	b.n	800bec2 <_printf_i+0x14e>
 800bf6c:	462a      	mov	r2, r5
 800bf6e:	4649      	mov	r1, r9
 800bf70:	4640      	mov	r0, r8
 800bf72:	6923      	ldr	r3, [r4, #16]
 800bf74:	47d0      	blx	sl
 800bf76:	3001      	adds	r0, #1
 800bf78:	d0ad      	beq.n	800bed6 <_printf_i+0x162>
 800bf7a:	6823      	ldr	r3, [r4, #0]
 800bf7c:	079b      	lsls	r3, r3, #30
 800bf7e:	d413      	bmi.n	800bfa8 <_printf_i+0x234>
 800bf80:	68e0      	ldr	r0, [r4, #12]
 800bf82:	9b03      	ldr	r3, [sp, #12]
 800bf84:	4298      	cmp	r0, r3
 800bf86:	bfb8      	it	lt
 800bf88:	4618      	movlt	r0, r3
 800bf8a:	e7a6      	b.n	800beda <_printf_i+0x166>
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	4632      	mov	r2, r6
 800bf90:	4649      	mov	r1, r9
 800bf92:	4640      	mov	r0, r8
 800bf94:	47d0      	blx	sl
 800bf96:	3001      	adds	r0, #1
 800bf98:	d09d      	beq.n	800bed6 <_printf_i+0x162>
 800bf9a:	3501      	adds	r5, #1
 800bf9c:	68e3      	ldr	r3, [r4, #12]
 800bf9e:	9903      	ldr	r1, [sp, #12]
 800bfa0:	1a5b      	subs	r3, r3, r1
 800bfa2:	42ab      	cmp	r3, r5
 800bfa4:	dcf2      	bgt.n	800bf8c <_printf_i+0x218>
 800bfa6:	e7eb      	b.n	800bf80 <_printf_i+0x20c>
 800bfa8:	2500      	movs	r5, #0
 800bfaa:	f104 0619 	add.w	r6, r4, #25
 800bfae:	e7f5      	b.n	800bf9c <_printf_i+0x228>
 800bfb0:	0800c40c 	.word	0x0800c40c
 800bfb4:	0800c41d 	.word	0x0800c41d

0800bfb8 <memmove>:
 800bfb8:	4288      	cmp	r0, r1
 800bfba:	b510      	push	{r4, lr}
 800bfbc:	eb01 0402 	add.w	r4, r1, r2
 800bfc0:	d902      	bls.n	800bfc8 <memmove+0x10>
 800bfc2:	4284      	cmp	r4, r0
 800bfc4:	4623      	mov	r3, r4
 800bfc6:	d807      	bhi.n	800bfd8 <memmove+0x20>
 800bfc8:	1e43      	subs	r3, r0, #1
 800bfca:	42a1      	cmp	r1, r4
 800bfcc:	d008      	beq.n	800bfe0 <memmove+0x28>
 800bfce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bfd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bfd6:	e7f8      	b.n	800bfca <memmove+0x12>
 800bfd8:	4601      	mov	r1, r0
 800bfda:	4402      	add	r2, r0
 800bfdc:	428a      	cmp	r2, r1
 800bfde:	d100      	bne.n	800bfe2 <memmove+0x2a>
 800bfe0:	bd10      	pop	{r4, pc}
 800bfe2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfe6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bfea:	e7f7      	b.n	800bfdc <memmove+0x24>

0800bfec <_sbrk_r>:
 800bfec:	b538      	push	{r3, r4, r5, lr}
 800bfee:	2300      	movs	r3, #0
 800bff0:	4d05      	ldr	r5, [pc, #20]	; (800c008 <_sbrk_r+0x1c>)
 800bff2:	4604      	mov	r4, r0
 800bff4:	4608      	mov	r0, r1
 800bff6:	602b      	str	r3, [r5, #0]
 800bff8:	f7f5 fdbe 	bl	8001b78 <_sbrk>
 800bffc:	1c43      	adds	r3, r0, #1
 800bffe:	d102      	bne.n	800c006 <_sbrk_r+0x1a>
 800c000:	682b      	ldr	r3, [r5, #0]
 800c002:	b103      	cbz	r3, 800c006 <_sbrk_r+0x1a>
 800c004:	6023      	str	r3, [r4, #0]
 800c006:	bd38      	pop	{r3, r4, r5, pc}
 800c008:	20001750 	.word	0x20001750

0800c00c <memchr>:
 800c00c:	4603      	mov	r3, r0
 800c00e:	b510      	push	{r4, lr}
 800c010:	b2c9      	uxtb	r1, r1
 800c012:	4402      	add	r2, r0
 800c014:	4293      	cmp	r3, r2
 800c016:	4618      	mov	r0, r3
 800c018:	d101      	bne.n	800c01e <memchr+0x12>
 800c01a:	2000      	movs	r0, #0
 800c01c:	e003      	b.n	800c026 <memchr+0x1a>
 800c01e:	7804      	ldrb	r4, [r0, #0]
 800c020:	3301      	adds	r3, #1
 800c022:	428c      	cmp	r4, r1
 800c024:	d1f6      	bne.n	800c014 <memchr+0x8>
 800c026:	bd10      	pop	{r4, pc}

0800c028 <_realloc_r>:
 800c028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c02c:	4680      	mov	r8, r0
 800c02e:	4614      	mov	r4, r2
 800c030:	460e      	mov	r6, r1
 800c032:	b921      	cbnz	r1, 800c03e <_realloc_r+0x16>
 800c034:	4611      	mov	r1, r2
 800c036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c03a:	f7ff bc45 	b.w	800b8c8 <_malloc_r>
 800c03e:	b92a      	cbnz	r2, 800c04c <_realloc_r+0x24>
 800c040:	f7ff fbda 	bl	800b7f8 <_free_r>
 800c044:	4625      	mov	r5, r4
 800c046:	4628      	mov	r0, r5
 800c048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c04c:	f000 f81b 	bl	800c086 <_malloc_usable_size_r>
 800c050:	4284      	cmp	r4, r0
 800c052:	4607      	mov	r7, r0
 800c054:	d802      	bhi.n	800c05c <_realloc_r+0x34>
 800c056:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c05a:	d812      	bhi.n	800c082 <_realloc_r+0x5a>
 800c05c:	4621      	mov	r1, r4
 800c05e:	4640      	mov	r0, r8
 800c060:	f7ff fc32 	bl	800b8c8 <_malloc_r>
 800c064:	4605      	mov	r5, r0
 800c066:	2800      	cmp	r0, #0
 800c068:	d0ed      	beq.n	800c046 <_realloc_r+0x1e>
 800c06a:	42bc      	cmp	r4, r7
 800c06c:	4622      	mov	r2, r4
 800c06e:	4631      	mov	r1, r6
 800c070:	bf28      	it	cs
 800c072:	463a      	movcs	r2, r7
 800c074:	f7ff fbb2 	bl	800b7dc <memcpy>
 800c078:	4631      	mov	r1, r6
 800c07a:	4640      	mov	r0, r8
 800c07c:	f7ff fbbc 	bl	800b7f8 <_free_r>
 800c080:	e7e1      	b.n	800c046 <_realloc_r+0x1e>
 800c082:	4635      	mov	r5, r6
 800c084:	e7df      	b.n	800c046 <_realloc_r+0x1e>

0800c086 <_malloc_usable_size_r>:
 800c086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c08a:	1f18      	subs	r0, r3, #4
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	bfbc      	itt	lt
 800c090:	580b      	ldrlt	r3, [r1, r0]
 800c092:	18c0      	addlt	r0, r0, r3
 800c094:	4770      	bx	lr
	...

0800c098 <_init>:
 800c098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c09a:	bf00      	nop
 800c09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c09e:	bc08      	pop	{r3}
 800c0a0:	469e      	mov	lr, r3
 800c0a2:	4770      	bx	lr

0800c0a4 <_fini>:
 800c0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0a6:	bf00      	nop
 800c0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0aa:	bc08      	pop	{r3}
 800c0ac:	469e      	mov	lr, r3
 800c0ae:	4770      	bx	lr
