
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_23808:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:71424*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71424*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23809:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:71427*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71427*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23810:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:71430*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71430*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23811:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:71433*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71433*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23812:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:71436*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71436*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23813:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:71439*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71439*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b0823 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x45b5b0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eeb0823; op2val:0x8045b5b0;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:71442*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71442*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:71445*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71445*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:71448*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71448*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:71451*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71451*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:71454*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71454*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:71457*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71457*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:71460*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71460*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:71463*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71463*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:71466*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71466*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:71469*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71469*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:71472*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71472*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:71475*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71475*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:71478*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71478*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:71481*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71481*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:71484*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71484*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:71487*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71487*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:71490*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71490*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7800000; valaddr_reg:x3; val_offset:71493*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71493*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7800001; valaddr_reg:x3; val_offset:71496*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71496*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7800003; valaddr_reg:x3; val_offset:71499*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71499*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7800007; valaddr_reg:x3; val_offset:71502*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71502*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x780000f; valaddr_reg:x3; val_offset:71505*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71505*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x780001f; valaddr_reg:x3; val_offset:71508*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71508*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x780003f; valaddr_reg:x3; val_offset:71511*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71511*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x780007f; valaddr_reg:x3; val_offset:71514*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71514*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x78000ff; valaddr_reg:x3; val_offset:71517*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71517*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x78001ff; valaddr_reg:x3; val_offset:71520*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71520*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x78003ff; valaddr_reg:x3; val_offset:71523*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71523*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x78007ff; valaddr_reg:x3; val_offset:71526*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71526*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7800fff; valaddr_reg:x3; val_offset:71529*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71529*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7801fff; valaddr_reg:x3; val_offset:71532*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71532*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7803fff; valaddr_reg:x3; val_offset:71535*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71535*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7807fff; valaddr_reg:x3; val_offset:71538*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71538*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x780ffff; valaddr_reg:x3; val_offset:71541*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71541*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x781ffff; valaddr_reg:x3; val_offset:71544*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71544*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x783ffff; valaddr_reg:x3; val_offset:71547*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71547*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x787ffff; valaddr_reg:x3; val_offset:71550*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71550*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x78fffff; valaddr_reg:x3; val_offset:71553*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71553*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x79fffff; valaddr_reg:x3; val_offset:71556*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71556*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7bfffff; valaddr_reg:x3; val_offset:71559*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71559*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7c00000; valaddr_reg:x3; val_offset:71562*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71562*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7e00000; valaddr_reg:x3; val_offset:71565*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71565*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7f00000; valaddr_reg:x3; val_offset:71568*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71568*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7f80000; valaddr_reg:x3; val_offset:71571*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71571*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fc0000; valaddr_reg:x3; val_offset:71574*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71574*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fe0000; valaddr_reg:x3; val_offset:71577*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71577*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ff0000; valaddr_reg:x3; val_offset:71580*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71580*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ff8000; valaddr_reg:x3; val_offset:71583*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71583*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffc000; valaddr_reg:x3; val_offset:71586*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71586*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffe000; valaddr_reg:x3; val_offset:71589*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71589*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fff000; valaddr_reg:x3; val_offset:71592*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71592*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fff800; valaddr_reg:x3; val_offset:71595*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71595*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fffc00; valaddr_reg:x3; val_offset:71598*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71598*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fffe00; valaddr_reg:x3; val_offset:71601*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71601*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffff00; valaddr_reg:x3; val_offset:71604*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71604*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffff80; valaddr_reg:x3; val_offset:71607*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71607*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffffc0; valaddr_reg:x3; val_offset:71610*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71610*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffffe0; valaddr_reg:x3; val_offset:71613*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71613*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fffff0; valaddr_reg:x3; val_offset:71616*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71616*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fffff8; valaddr_reg:x3; val_offset:71619*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71619*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fffffc; valaddr_reg:x3; val_offset:71622*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71622*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7fffffe; valaddr_reg:x3; val_offset:71625*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71625*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d14ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed14ed; op2val:0x0;
op3val:0x7ffffff; valaddr_reg:x3; val_offset:71628*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71628*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb000000; valaddr_reg:x3; val_offset:71631*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71631*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb000001; valaddr_reg:x3; val_offset:71634*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71634*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb000003; valaddr_reg:x3; val_offset:71637*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71637*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb000007; valaddr_reg:x3; val_offset:71640*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71640*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb00000f; valaddr_reg:x3; val_offset:71643*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71643*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb00001f; valaddr_reg:x3; val_offset:71646*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71646*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb00003f; valaddr_reg:x3; val_offset:71649*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71649*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb00007f; valaddr_reg:x3; val_offset:71652*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71652*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb0000ff; valaddr_reg:x3; val_offset:71655*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71655*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb0001ff; valaddr_reg:x3; val_offset:71658*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71658*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb0003ff; valaddr_reg:x3; val_offset:71661*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71661*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb0007ff; valaddr_reg:x3; val_offset:71664*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71664*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb000fff; valaddr_reg:x3; val_offset:71667*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71667*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb001fff; valaddr_reg:x3; val_offset:71670*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71670*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb003fff; valaddr_reg:x3; val_offset:71673*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71673*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb007fff; valaddr_reg:x3; val_offset:71676*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71676*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb00ffff; valaddr_reg:x3; val_offset:71679*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71679*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb01ffff; valaddr_reg:x3; val_offset:71682*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71682*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb03ffff; valaddr_reg:x3; val_offset:71685*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71685*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb07ffff; valaddr_reg:x3; val_offset:71688*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71688*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb0fffff; valaddr_reg:x3; val_offset:71691*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71691*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb1fffff; valaddr_reg:x3; val_offset:71694*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71694*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb3fffff; valaddr_reg:x3; val_offset:71697*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71697*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb400000; valaddr_reg:x3; val_offset:71700*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71700*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb600000; valaddr_reg:x3; val_offset:71703*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71703*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb700000; valaddr_reg:x3; val_offset:71706*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71706*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb780000; valaddr_reg:x3; val_offset:71709*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71709*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7c0000; valaddr_reg:x3; val_offset:71712*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71712*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7e0000; valaddr_reg:x3; val_offset:71715*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71715*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7f0000; valaddr_reg:x3; val_offset:71718*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71718*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7f8000; valaddr_reg:x3; val_offset:71721*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71721*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fc000; valaddr_reg:x3; val_offset:71724*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71724*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fe000; valaddr_reg:x3; val_offset:71727*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71727*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ff000; valaddr_reg:x3; val_offset:71730*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71730*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ff800; valaddr_reg:x3; val_offset:71733*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71733*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ffc00; valaddr_reg:x3; val_offset:71736*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71736*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ffe00; valaddr_reg:x3; val_offset:71739*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71739*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fff00; valaddr_reg:x3; val_offset:71742*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71742*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fff80; valaddr_reg:x3; val_offset:71745*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71745*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fffc0; valaddr_reg:x3; val_offset:71748*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71748*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fffe0; valaddr_reg:x3; val_offset:71751*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71751*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ffff0; valaddr_reg:x3; val_offset:71754*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71754*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ffff8; valaddr_reg:x3; val_offset:71757*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71757*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ffffc; valaddr_reg:x3; val_offset:71760*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71760*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7ffffe; valaddr_reg:x3; val_offset:71763*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71763*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xd6 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xeb7fffff; valaddr_reg:x3; val_offset:71766*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71766*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff000001; valaddr_reg:x3; val_offset:71769*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71769*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff000003; valaddr_reg:x3; val_offset:71772*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71772*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff000007; valaddr_reg:x3; val_offset:71775*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71775*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff199999; valaddr_reg:x3; val_offset:71778*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71778*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff249249; valaddr_reg:x3; val_offset:71781*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71781*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff333333; valaddr_reg:x3; val_offset:71784*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71784*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:71787*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71787*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:71790*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71790*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff444444; valaddr_reg:x3; val_offset:71793*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71793*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:71796*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71796*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:71799*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71799*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff666666; valaddr_reg:x3; val_offset:71802*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71802*0 + 3*186*FLEN/8, x4, x1, x2)

inst_23935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d982c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x09ea6a and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed982c; op2val:0xc009ea6a;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:71805*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71805*0 + 3*186*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2129332259,32,FLEN)
NAN_BOXED(2152052144,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829120,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829121,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829123,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829127,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829135,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829151,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829183,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829247,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829375,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829631,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125830143,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125831167,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125833215,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125837311,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125845503,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125861887,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125894655,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125960191,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126091263,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126353407,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126877695,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127926271,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023423,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023424,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(132120576,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133169152,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133693440,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133955584,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134086656,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134152192,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134184960,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134201344,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134209536,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134213632,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134215680,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134216704,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217216,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217472,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217600,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217664,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217696,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217712,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217720,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217724,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217726,32,FLEN)
NAN_BOXED(2129466605,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217727,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645760,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645761,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645763,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645767,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645775,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645791,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645823,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942645887,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942646015,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942646271,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942646783,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942647807,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942649855,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942653951,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942662143,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942678527,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942711295,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942776831,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3942907903,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3943170047,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3943694335,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3944742911,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3946840063,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3946840064,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3948937216,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3949985792,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3950510080,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3950772224,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3950903296,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3950968832,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951001600,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951017984,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951026176,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951030272,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951032320,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951033344,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951033856,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034112,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034240,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034304,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034336,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034352,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034360,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034364,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034366,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(3951034367,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2129500204,32,FLEN)
NAN_BOXED(3221875306,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
