
ThingSpeak.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005694  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000160  00800060  00005694  00005728  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000096  008001c0  008001c0  00005888  2**0
                  ALLOC
  3 .stab         000055b0  00000000  00000000  00005888  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002f67  00000000  00000000  0000ae38  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000dd9f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000dedf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000e04f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000fc98  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00010b83  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00011930  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00011a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00011d1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000124eb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 35 15 	jmp	0x2a6a	; 0x2a6a <__vector_1>
       8:	0c 94 62 15 	jmp	0x2ac4	; 0x2ac4 <__vector_2>
       c:	0c 94 8f 15 	jmp	0x2b1e	; 0x2b1e <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 70 0e 	jmp	0x1ce0	; 0x1ce0 <__vector_6>
      1c:	0c 94 0a 0e 	jmp	0x1c14	; 0x1c14 <__vector_7>
      20:	0c 94 3d 0e 	jmp	0x1c7a	; 0x1c7a <__vector_8>
      24:	0c 94 d7 0d 	jmp	0x1bae	; 0x1bae <__vector_9>
      28:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <__vector_10>
      2c:	0c 94 71 0d 	jmp	0x1ae2	; 0x1ae2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 56 08 	jmp	0x10ac	; 0x10ac <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 89 08 	jmp	0x1112	; 0x1112 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e9       	ldi	r30, 0x94	; 148
      68:	f6 e5       	ldi	r31, 0x56	; 86
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3c       	cpi	r26, 0xC0	; 192
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a0 ec       	ldi	r26, 0xC0	; 192
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 35       	cpi	r26, 0x56	; 86
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 da 27 	call	0x4fb4	; 0x4fb4 <main>
      8a:	0c 94 48 2b 	jmp	0x5690	; 0x5690 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 57 28 	jmp	0x50ae	; 0x50ae <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a6 e5       	ldi	r26, 0x56	; 86
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 73 28 	jmp	0x50e6	; 0x50e6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 63 28 	jmp	0x50c6	; 0x50c6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 7f 28 	jmp	0x50fe	; 0x50fe <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 63 28 	jmp	0x50c6	; 0x50c6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 7f 28 	jmp	0x50fe	; 0x50fe <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 57 28 	jmp	0x50ae	; 0x50ae <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	86 e5       	ldi	r24, 0x56	; 86
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 73 28 	jmp	0x50e6	; 0x50e6 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 63 28 	jmp	0x50c6	; 0x50c6 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 7f 28 	jmp	0x50fe	; 0x50fe <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 63 28 	jmp	0x50c6	; 0x50c6 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 7f 28 	jmp	0x50fe	; 0x50fe <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 63 28 	jmp	0x50c6	; 0x50c6 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 7f 28 	jmp	0x50fe	; 0x50fe <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 67 28 	jmp	0x50ce	; 0x50ce <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 83 28 	jmp	0x5106	; 0x5106 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_SendString>:
static uint8  *Asynch_receive_str;

/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <UART_SendString+0x6>
     b4c:	0f 92       	push	r0
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	9b 83       	std	Y+3, r25	; 0x03
     b54:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
     b56:	19 82       	std	Y+1, r1	; 0x01
     b58:	0e c0       	rjmp	.+28     	; 0xb76 <UART_SendString+0x30>
	while(Str[i] != '\0')
	{
		UART_SendByte(Str[i]);
     b5a:	89 81       	ldd	r24, Y+1	; 0x01
     b5c:	28 2f       	mov	r18, r24
     b5e:	30 e0       	ldi	r19, 0x00	; 0
     b60:	8a 81       	ldd	r24, Y+2	; 0x02
     b62:	9b 81       	ldd	r25, Y+3	; 0x03
     b64:	fc 01       	movw	r30, r24
     b66:	e2 0f       	add	r30, r18
     b68:	f3 1f       	adc	r31, r19
     b6a:	80 81       	ld	r24, Z
     b6c:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
		i++;
     b70:	89 81       	ldd	r24, Y+1	; 0x01
     b72:	8f 5f       	subi	r24, 0xFF	; 255
     b74:	89 83       	std	Y+1, r24	; 0x01
/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
     b76:	89 81       	ldd	r24, Y+1	; 0x01
     b78:	28 2f       	mov	r18, r24
     b7a:	30 e0       	ldi	r19, 0x00	; 0
     b7c:	8a 81       	ldd	r24, Y+2	; 0x02
     b7e:	9b 81       	ldd	r25, Y+3	; 0x03
     b80:	fc 01       	movw	r30, r24
     b82:	e2 0f       	add	r30, r18
     b84:	f3 1f       	adc	r31, r19
     b86:	80 81       	ld	r24, Z
     b88:	88 23       	and	r24, r24
     b8a:	39 f7       	brne	.-50     	; 0xb5a <UART_SendString+0x14>
	{
		UART_SendByte(Str[i]);
		i++;
	}
}
     b8c:	0f 90       	pop	r0
     b8e:	0f 90       	pop	r0
     b90:	0f 90       	pop	r0
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <UART_SendString_Asynch>:
								////////////////////////////////////

void UART_SendString_Asynch(uint8 *Str)
{
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	00 d0       	rcall	.+0      	; 0xb9e <UART_SendString_Asynch+0x6>
     b9e:	cd b7       	in	r28, 0x3d	; 61
     ba0:	de b7       	in	r29, 0x3e	; 62
     ba2:	9a 83       	std	Y+2, r25	; 0x02
     ba4:	89 83       	std	Y+1, r24	; 0x01
	Asynch_Send_Str=Str;
     ba6:	89 81       	ldd	r24, Y+1	; 0x01
     ba8:	9a 81       	ldd	r25, Y+2	; 0x02
     baa:	90 93 c5 01 	sts	0x01C5, r25
     bae:	80 93 c4 01 	sts	0x01C4, r24
	UART_SendByte(Str[0]);
     bb2:	e9 81       	ldd	r30, Y+1	; 0x01
     bb4:	fa 81       	ldd	r31, Y+2	; 0x02
     bb6:	80 81       	ld	r24, Z
     bb8:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
	UART_TX_SetCallBack(Func_TX);
     bbc:	89 ee       	ldi	r24, 0xE9	; 233
     bbe:	95 e0       	ldi	r25, 0x05	; 5
     bc0:	0e 94 44 08 	call	0x1088	; 0x1088 <UART_TX_SetCallBack>
	UART_TX_InterruptEnable();
     bc4:	0e 94 16 08 	call	0x102c	; 0x102c <UART_TX_InterruptEnable>

}
     bc8:	0f 90       	pop	r0
     bca:	0f 90       	pop	r0
     bcc:	cf 91       	pop	r28
     bce:	df 91       	pop	r29
     bd0:	08 95       	ret

00000bd2 <Func_TX>:

static void Func_TX(void)
{
     bd2:	df 93       	push	r29
     bd4:	cf 93       	push	r28
     bd6:	cd b7       	in	r28, 0x3d	; 61
     bd8:	de b7       	in	r29, 0x3e	; 62
static uint8 i=1;
	if(Asynch_Send_Str[i] !='\0')
     bda:	20 91 c4 01 	lds	r18, 0x01C4
     bde:	30 91 c5 01 	lds	r19, 0x01C5
     be2:	80 91 5f 01 	lds	r24, 0x015F
     be6:	88 2f       	mov	r24, r24
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	f9 01       	movw	r30, r18
     bec:	e8 0f       	add	r30, r24
     bee:	f9 1f       	adc	r31, r25
     bf0:	80 81       	ld	r24, Z
     bf2:	88 23       	and	r24, r24
     bf4:	a1 f0       	breq	.+40     	; 0xc1e <Func_TX+0x4c>
	{
		UART_SendByteNoBlock(Asynch_Send_Str[i]);
     bf6:	20 91 c4 01 	lds	r18, 0x01C4
     bfa:	30 91 c5 01 	lds	r19, 0x01C5
     bfe:	80 91 5f 01 	lds	r24, 0x015F
     c02:	88 2f       	mov	r24, r24
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	f9 01       	movw	r30, r18
     c08:	e8 0f       	add	r30, r24
     c0a:	f9 1f       	adc	r31, r25
     c0c:	80 81       	ld	r24, Z
     c0e:	0e 94 bc 08 	call	0x1178	; 0x1178 <UART_SendByteNoBlock>
		i++;
     c12:	80 91 5f 01 	lds	r24, 0x015F
     c16:	8f 5f       	subi	r24, 0xFF	; 255
     c18:	80 93 5f 01 	sts	0x015F, r24
     c1c:	05 c0       	rjmp	.+10     	; 0xc28 <Func_TX+0x56>
	}
	else
		{
		i=1;
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	80 93 5f 01 	sts	0x015F, r24
		UART_TX_InterruptDisable();
     c24:	0e 94 24 08 	call	0x1048	; 0x1048 <UART_TX_InterruptDisable>
		}
}
     c28:	cf 91       	pop	r28
     c2a:	df 91       	pop	r29
     c2c:	08 95       	ret

00000c2e <UART_SendString_Asynch_NocodeInInt>:
								////////////////////////////////////
								
void UART_SendString_Asynch_NocodeInInt(uint8 *Str)
{
     c2e:	df 93       	push	r29
     c30:	cf 93       	push	r28
     c32:	00 d0       	rcall	.+0      	; 0xc34 <UART_SendString_Asynch_NocodeInInt+0x6>
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62
     c38:	9a 83       	std	Y+2, r25	; 0x02
     c3a:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_SetCallBack(Send_Int_Function2);
     c3c:	8f e4       	ldi	r24, 0x4F	; 79
     c3e:	96 e0       	ldi	r25, 0x06	; 6
     c40:	0e 94 44 08 	call	0x1088	; 0x1088 <UART_TX_SetCallBack>
		UART_TX_InterruptEnable();
     c44:	0e 94 16 08 	call	0x102c	; 0x102c <UART_TX_InterruptEnable>
	static	uint8 i=0;
	if(flag)
     c48:	80 91 5e 01 	lds	r24, 0x015E
     c4c:	88 23       	and	r24, r24
     c4e:	11 f1       	breq	.+68     	; 0xc94 <UART_SendString_Asynch_NocodeInInt+0x66>
		{
		if(Str[i])
     c50:	80 91 c0 01 	lds	r24, 0x01C0
     c54:	28 2f       	mov	r18, r24
     c56:	30 e0       	ldi	r19, 0x00	; 0
     c58:	89 81       	ldd	r24, Y+1	; 0x01
     c5a:	9a 81       	ldd	r25, Y+2	; 0x02
     c5c:	fc 01       	movw	r30, r24
     c5e:	e2 0f       	add	r30, r18
     c60:	f3 1f       	adc	r31, r19
     c62:	80 81       	ld	r24, Z
     c64:	88 23       	and	r24, r24
     c66:	a1 f0       	breq	.+40     	; 0xc90 <UART_SendString_Asynch_NocodeInInt+0x62>
			{
			UART_SendByteNoBlock(Str[i]);
     c68:	80 91 c0 01 	lds	r24, 0x01C0
     c6c:	28 2f       	mov	r18, r24
     c6e:	30 e0       	ldi	r19, 0x00	; 0
     c70:	89 81       	ldd	r24, Y+1	; 0x01
     c72:	9a 81       	ldd	r25, Y+2	; 0x02
     c74:	fc 01       	movw	r30, r24
     c76:	e2 0f       	add	r30, r18
     c78:	f3 1f       	adc	r31, r19
     c7a:	80 81       	ld	r24, Z
     c7c:	0e 94 bc 08 	call	0x1178	; 0x1178 <UART_SendByteNoBlock>
			i++;
     c80:	80 91 c0 01 	lds	r24, 0x01C0
     c84:	8f 5f       	subi	r24, 0xFF	; 255
     c86:	80 93 c0 01 	sts	0x01C0, r24
			flag=0;
     c8a:	10 92 5e 01 	sts	0x015E, r1
     c8e:	02 c0       	rjmp	.+4      	; 0xc94 <UART_SendString_Asynch_NocodeInInt+0x66>
			}
			else
			i=0;
     c90:	10 92 c0 01 	sts	0x01C0, r1

		}

}
     c94:	0f 90       	pop	r0
     c96:	0f 90       	pop	r0
     c98:	cf 91       	pop	r28
     c9a:	df 91       	pop	r29
     c9c:	08 95       	ret

00000c9e <Send_Int_Function2>:
static void Send_Int_Function2(void)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	flag=1;
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	80 93 5e 01 	sts	0x015E, r24
}
     cac:	cf 91       	pop	r28
     cae:	df 91       	pop	r29
     cb0:	08 95       	ret

00000cb2 <UART_ReceiveString>:


/*****************************************Receive Functions*****************************************************/

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
     cb2:	0f 93       	push	r16
     cb4:	1f 93       	push	r17
     cb6:	df 93       	push	r29
     cb8:	cf 93       	push	r28
     cba:	00 d0       	rcall	.+0      	; 0xcbc <UART_ReceiveString+0xa>
     cbc:	0f 92       	push	r0
     cbe:	cd b7       	in	r28, 0x3d	; 61
     cc0:	de b7       	in	r29, 0x3e	; 62
     cc2:	9b 83       	std	Y+3, r25	; 0x03
     cc4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
     cc6:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_ReceiveByte();
     cc8:	89 81       	ldd	r24, Y+1	; 0x01
     cca:	28 2f       	mov	r18, r24
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	8a 81       	ldd	r24, Y+2	; 0x02
     cd0:	9b 81       	ldd	r25, Y+3	; 0x03
     cd2:	8c 01       	movw	r16, r24
     cd4:	02 0f       	add	r16, r18
     cd6:	13 1f       	adc	r17, r19
     cd8:	0e 94 ee 08 	call	0x11dc	; 0x11dc <UART_ReceiveByte>
     cdc:	f8 01       	movw	r30, r16
     cde:	80 83       	st	Z, r24
     ce0:	0f c0       	rjmp	.+30     	; 0xd00 <UART_ReceiveString+0x4e>
	while(Str[i] != 0x0d)
	{
		i++;
     ce2:	89 81       	ldd	r24, Y+1	; 0x01
     ce4:	8f 5f       	subi	r24, 0xFF	; 255
     ce6:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_ReceiveByte();
     ce8:	89 81       	ldd	r24, Y+1	; 0x01
     cea:	28 2f       	mov	r18, r24
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	8a 81       	ldd	r24, Y+2	; 0x02
     cf0:	9b 81       	ldd	r25, Y+3	; 0x03
     cf2:	8c 01       	movw	r16, r24
     cf4:	02 0f       	add	r16, r18
     cf6:	13 1f       	adc	r17, r19
     cf8:	0e 94 ee 08 	call	0x11dc	; 0x11dc <UART_ReceiveByte>
     cfc:	f8 01       	movw	r30, r16
     cfe:	80 83       	st	Z, r24

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
	uint8 i = 0;
	Str[i] = UART_ReceiveByte();
	while(Str[i] != 0x0d)
     d00:	89 81       	ldd	r24, Y+1	; 0x01
     d02:	28 2f       	mov	r18, r24
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	8a 81       	ldd	r24, Y+2	; 0x02
     d08:	9b 81       	ldd	r25, Y+3	; 0x03
     d0a:	fc 01       	movw	r30, r24
     d0c:	e2 0f       	add	r30, r18
     d0e:	f3 1f       	adc	r31, r19
     d10:	80 81       	ld	r24, Z
     d12:	8d 30       	cpi	r24, 0x0D	; 13
     d14:	31 f7       	brne	.-52     	; 0xce2 <UART_ReceiveString+0x30>
	{
		i++;
		Str[i] = UART_ReceiveByte();
	}
	Str[i] = '\0';
     d16:	89 81       	ldd	r24, Y+1	; 0x01
     d18:	28 2f       	mov	r18, r24
     d1a:	30 e0       	ldi	r19, 0x00	; 0
     d1c:	8a 81       	ldd	r24, Y+2	; 0x02
     d1e:	9b 81       	ldd	r25, Y+3	; 0x03
     d20:	fc 01       	movw	r30, r24
     d22:	e2 0f       	add	r30, r18
     d24:	f3 1f       	adc	r31, r19
     d26:	10 82       	st	Z, r1
	//UART_RecieveByte();
}
     d28:	0f 90       	pop	r0
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
     d2e:	cf 91       	pop	r28
     d30:	df 91       	pop	r29
     d32:	1f 91       	pop	r17
     d34:	0f 91       	pop	r16
     d36:	08 95       	ret

00000d38 <UART_ReceiveString_Asynch>:
						

/*********************************** Receive Async ***************************************/
								
void UART_ReceiveString_Asynch(uint8 *Str)
{
     d38:	df 93       	push	r29
     d3a:	cf 93       	push	r28
     d3c:	00 d0       	rcall	.+0      	; 0xd3e <UART_ReceiveString_Asynch+0x6>
     d3e:	cd b7       	in	r28, 0x3d	; 61
     d40:	de b7       	in	r29, 0x3e	; 62
     d42:	9a 83       	std	Y+2, r25	; 0x02
     d44:	89 83       	std	Y+1, r24	; 0x01
	Asynch_receive_str=Str;
     d46:	89 81       	ldd	r24, Y+1	; 0x01
     d48:	9a 81       	ldd	r25, Y+2	; 0x02
     d4a:	90 93 c7 01 	sts	0x01C7, r25
     d4e:	80 93 c6 01 	sts	0x01C6, r24
	UART_RX_InterruptEnable();
     d52:	0e 94 fa 07 	call	0xff4	; 0xff4 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(Receive_Int_Function);
     d56:	84 eb       	ldi	r24, 0xB4	; 180
     d58:	96 e0       	ldi	r25, 0x06	; 6
     d5a:	0e 94 32 08 	call	0x1064	; 0x1064 <UART_RX_SetCallBack>

}
     d5e:	0f 90       	pop	r0
     d60:	0f 90       	pop	r0
     d62:	cf 91       	pop	r28
     d64:	df 91       	pop	r29
     d66:	08 95       	ret

00000d68 <Receive_Int_Function>:
int jcount=0;
static void Receive_Int_Function(void)
{
     d68:	0f 93       	push	r16
     d6a:	1f 93       	push	r17
     d6c:	df 93       	push	r29
     d6e:	cf 93       	push	r28
     d70:	cd b7       	in	r28, 0x3d	; 61
     d72:	de b7       	in	r29, 0x3e	; 62

	static uint8 i=0;
	Asynch_receive_str[jcount]=UART_ReceiveByteNoBlock();
     d74:	20 91 c6 01 	lds	r18, 0x01C6
     d78:	30 91 c7 01 	lds	r19, 0x01C7
     d7c:	80 91 c1 01 	lds	r24, 0x01C1
     d80:	90 91 c2 01 	lds	r25, 0x01C2
     d84:	89 01       	movw	r16, r18
     d86:	08 0f       	add	r16, r24
     d88:	19 1f       	adc	r17, r25
     d8a:	0e 94 ca 08 	call	0x1194	; 0x1194 <UART_ReceiveByteNoBlock>
     d8e:	f8 01       	movw	r30, r16
     d90:	80 83       	st	Z, r24

	i++;
     d92:	80 91 c3 01 	lds	r24, 0x01C3
     d96:	8f 5f       	subi	r24, 0xFF	; 255
     d98:	80 93 c3 01 	sts	0x01C3, r24
	//if(Asynch_receive_str[jcount]>40 &&Asynch_receive_str[jcount]<128)
	jcount=jcount++%16;
     d9c:	e0 91 c1 01 	lds	r30, 0x01C1
     da0:	f0 91 c2 01 	lds	r31, 0x01C2
     da4:	20 e1       	ldi	r18, 0x10	; 16
     da6:	30 e0       	ldi	r19, 0x00	; 0
     da8:	cf 01       	movw	r24, r30
     daa:	b9 01       	movw	r22, r18
     dac:	0e 94 22 28 	call	0x5044	; 0x5044 <__divmodhi4>
     db0:	90 93 c2 01 	sts	0x01C2, r25
     db4:	80 93 c1 01 	sts	0x01C1, r24
     db8:	cf 01       	movw	r24, r30
     dba:	01 96       	adiw	r24, 0x01	; 1
     dbc:	90 93 c2 01 	sts	0x01C2, r25
     dc0:	80 93 c1 01 	sts	0x01C1, r24

}
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	1f 91       	pop	r17
     dca:	0f 91       	pop	r16
     dcc:	08 95       	ret

00000dce <UART_SendString_MYProtocol>:


/************************************PROTOCOL ABOVE UART ***********************************/

void UART_SendString_MYProtocol(uint8*str)
{
     dce:	df 93       	push	r29
     dd0:	cf 93       	push	r28
     dd2:	00 d0       	rcall	.+0      	; 0xdd4 <UART_SendString_MYProtocol+0x6>
     dd4:	00 d0       	rcall	.+0      	; 0xdd6 <UART_SendString_MYProtocol+0x8>
     dd6:	00 d0       	rcall	.+0      	; 0xdd8 <UART_SendString_MYProtocol+0xa>
     dd8:	cd b7       	in	r28, 0x3d	; 61
     dda:	de b7       	in	r29, 0x3e	; 62
     ddc:	9e 83       	std	Y+6, r25	; 0x06
     dde:	8d 83       	std	Y+5, r24	; 0x05
	uint8 i=0,lens=0;
     de0:	1c 82       	std	Y+4, r1	; 0x04
     de2:	1b 82       	std	Y+3, r1	; 0x03
	uint16 sum=0;
     de4:	1a 82       	std	Y+2, r1	; 0x02
     de6:	19 82       	std	Y+1, r1	; 0x01
     de8:	14 c0       	rjmp	.+40     	; 0xe12 <UART_SendString_MYProtocol+0x44>
	while(str[lens])
	{

		sum+=str[lens];
     dea:	8b 81       	ldd	r24, Y+3	; 0x03
     dec:	28 2f       	mov	r18, r24
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	8d 81       	ldd	r24, Y+5	; 0x05
     df2:	9e 81       	ldd	r25, Y+6	; 0x06
     df4:	fc 01       	movw	r30, r24
     df6:	e2 0f       	add	r30, r18
     df8:	f3 1f       	adc	r31, r19
     dfa:	80 81       	ld	r24, Z
     dfc:	28 2f       	mov	r18, r24
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	89 81       	ldd	r24, Y+1	; 0x01
     e02:	9a 81       	ldd	r25, Y+2	; 0x02
     e04:	82 0f       	add	r24, r18
     e06:	93 1f       	adc	r25, r19
     e08:	9a 83       	std	Y+2, r25	; 0x02
     e0a:	89 83       	std	Y+1, r24	; 0x01
		
		lens++;
     e0c:	8b 81       	ldd	r24, Y+3	; 0x03
     e0e:	8f 5f       	subi	r24, 0xFF	; 255
     e10:	8b 83       	std	Y+3, r24	; 0x03

void UART_SendString_MYProtocol(uint8*str)
{
	uint8 i=0,lens=0;
	uint16 sum=0;
	while(str[lens])
     e12:	8b 81       	ldd	r24, Y+3	; 0x03
     e14:	28 2f       	mov	r18, r24
     e16:	30 e0       	ldi	r19, 0x00	; 0
     e18:	8d 81       	ldd	r24, Y+5	; 0x05
     e1a:	9e 81       	ldd	r25, Y+6	; 0x06
     e1c:	fc 01       	movw	r30, r24
     e1e:	e2 0f       	add	r30, r18
     e20:	f3 1f       	adc	r31, r19
     e22:	80 81       	ld	r24, Z
     e24:	88 23       	and	r24, r24
     e26:	09 f7       	brne	.-62     	; 0xdea <UART_SendString_MYProtocol+0x1c>

		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
     e28:	8b 81       	ldd	r24, Y+3	; 0x03
     e2a:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
	for(i=0;i<lens;i++)
     e2e:	1c 82       	std	Y+4, r1	; 0x04
     e30:	0e c0       	rjmp	.+28     	; 0xe4e <UART_SendString_MYProtocol+0x80>
	{
		UART_SendByte(str[i]);
     e32:	8c 81       	ldd	r24, Y+4	; 0x04
     e34:	28 2f       	mov	r18, r24
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	8d 81       	ldd	r24, Y+5	; 0x05
     e3a:	9e 81       	ldd	r25, Y+6	; 0x06
     e3c:	fc 01       	movw	r30, r24
     e3e:	e2 0f       	add	r30, r18
     e40:	f3 1f       	adc	r31, r19
     e42:	80 81       	ld	r24, Z
     e44:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
	for(i=0;i<lens;i++)
     e48:	8c 81       	ldd	r24, Y+4	; 0x04
     e4a:	8f 5f       	subi	r24, 0xFF	; 255
     e4c:	8c 83       	std	Y+4, r24	; 0x04
     e4e:	9c 81       	ldd	r25, Y+4	; 0x04
     e50:	8b 81       	ldd	r24, Y+3	; 0x03
     e52:	98 17       	cp	r25, r24
     e54:	70 f3       	brcs	.-36     	; 0xe32 <UART_SendString_MYProtocol+0x64>
	{
		UART_SendByte(str[i]);
	}
	UART_SendByte((uint8)sum);
     e56:	89 81       	ldd	r24, Y+1	; 0x01
     e58:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
	UART_SendByte((uint8)(sum>>8));
     e5c:	89 81       	ldd	r24, Y+1	; 0x01
     e5e:	9a 81       	ldd	r25, Y+2	; 0x02
     e60:	89 2f       	mov	r24, r25
     e62:	99 27       	eor	r25, r25
     e64:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>


}
     e68:	26 96       	adiw	r28, 0x06	; 6
     e6a:	0f b6       	in	r0, 0x3f	; 63
     e6c:	f8 94       	cli
     e6e:	de bf       	out	0x3e, r29	; 62
     e70:	0f be       	out	0x3f, r0	; 63
     e72:	cd bf       	out	0x3d, r28	; 61
     e74:	cf 91       	pop	r28
     e76:	df 91       	pop	r29
     e78:	08 95       	ret

00000e7a <UART_ReceiveString_MyProtocol>:
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
     e7a:	0f 93       	push	r16
     e7c:	1f 93       	push	r17
     e7e:	df 93       	push	r29
     e80:	cf 93       	push	r28
     e82:	cd b7       	in	r28, 0x3d	; 61
     e84:	de b7       	in	r29, 0x3e	; 62
     e86:	2b 97       	sbiw	r28, 0x0b	; 11
     e88:	0f b6       	in	r0, 0x3f	; 63
     e8a:	f8 94       	cli
     e8c:	de bf       	out	0x3e, r29	; 62
     e8e:	0f be       	out	0x3f, r0	; 63
     e90:	cd bf       	out	0x3d, r28	; 61
     e92:	9a 87       	std	Y+10, r25	; 0x0a
     e94:	89 87       	std	Y+9, r24	; 0x09
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
     e96:	18 86       	std	Y+8, r1	; 0x08
     e98:	1f 82       	std	Y+7, r1	; 0x07
     e9a:	1e 82       	std	Y+6, r1	; 0x06
     e9c:	1d 82       	std	Y+5, r1	; 0x05
	uint16 sum_send=0,sum_calc=0;
     e9e:	1c 82       	std	Y+4, r1	; 0x04
     ea0:	1b 82       	std	Y+3, r1	; 0x03
     ea2:	1a 82       	std	Y+2, r1	; 0x02
     ea4:	19 82       	std	Y+1, r1	; 0x01
	lens=UART_ReceiveByte();
     ea6:	0e 94 ee 08 	call	0x11dc	; 0x11dc <UART_ReceiveByte>
     eaa:	8f 83       	std	Y+7, r24	; 0x07
	for(i=0;i<lens;i++)
     eac:	18 86       	std	Y+8, r1	; 0x08
     eae:	20 c0       	rjmp	.+64     	; 0xef0 <UART_ReceiveString_MyProtocol+0x76>
	{
		str[i]=UART_ReceiveByte();
     eb0:	88 85       	ldd	r24, Y+8	; 0x08
     eb2:	28 2f       	mov	r18, r24
     eb4:	30 e0       	ldi	r19, 0x00	; 0
     eb6:	89 85       	ldd	r24, Y+9	; 0x09
     eb8:	9a 85       	ldd	r25, Y+10	; 0x0a
     eba:	8c 01       	movw	r16, r24
     ebc:	02 0f       	add	r16, r18
     ebe:	13 1f       	adc	r17, r19
     ec0:	0e 94 ee 08 	call	0x11dc	; 0x11dc <UART_ReceiveByte>
     ec4:	f8 01       	movw	r30, r16
     ec6:	80 83       	st	Z, r24
		sum_calc+=str[i];
     ec8:	88 85       	ldd	r24, Y+8	; 0x08
     eca:	28 2f       	mov	r18, r24
     ecc:	30 e0       	ldi	r19, 0x00	; 0
     ece:	89 85       	ldd	r24, Y+9	; 0x09
     ed0:	9a 85       	ldd	r25, Y+10	; 0x0a
     ed2:	fc 01       	movw	r30, r24
     ed4:	e2 0f       	add	r30, r18
     ed6:	f3 1f       	adc	r31, r19
     ed8:	80 81       	ld	r24, Z
     eda:	28 2f       	mov	r18, r24
     edc:	30 e0       	ldi	r19, 0x00	; 0
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	9a 81       	ldd	r25, Y+2	; 0x02
     ee2:	82 0f       	add	r24, r18
     ee4:	93 1f       	adc	r25, r19
     ee6:	9a 83       	std	Y+2, r25	; 0x02
     ee8:	89 83       	std	Y+1, r24	; 0x01
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
	uint16 sum_send=0,sum_calc=0;
	lens=UART_ReceiveByte();
	for(i=0;i<lens;i++)
     eea:	88 85       	ldd	r24, Y+8	; 0x08
     eec:	8f 5f       	subi	r24, 0xFF	; 255
     eee:	88 87       	std	Y+8, r24	; 0x08
     ef0:	98 85       	ldd	r25, Y+8	; 0x08
     ef2:	8f 81       	ldd	r24, Y+7	; 0x07
     ef4:	98 17       	cp	r25, r24
     ef6:	e0 f2       	brcs	.-72     	; 0xeb0 <UART_ReceiveString_MyProtocol+0x36>
	{
		str[i]=UART_ReceiveByte();
		sum_calc+=str[i];
	}
	firstbyte=UART_ReceiveByte();
     ef8:	0e 94 ee 08 	call	0x11dc	; 0x11dc <UART_ReceiveByte>
     efc:	8e 83       	std	Y+6, r24	; 0x06
	secondbyte=UART_ReceiveByte();
     efe:	0e 94 ee 08 	call	0x11dc	; 0x11dc <UART_ReceiveByte>
     f02:	8d 83       	std	Y+5, r24	; 0x05
	sum_send=firstbyte|(secondbyte<<8);
     f04:	8e 81       	ldd	r24, Y+6	; 0x06
     f06:	28 2f       	mov	r18, r24
     f08:	30 e0       	ldi	r19, 0x00	; 0
     f0a:	8d 81       	ldd	r24, Y+5	; 0x05
     f0c:	88 2f       	mov	r24, r24
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	98 2f       	mov	r25, r24
     f12:	88 27       	eor	r24, r24
     f14:	82 2b       	or	r24, r18
     f16:	93 2b       	or	r25, r19
     f18:	9c 83       	std	Y+4, r25	; 0x04
     f1a:	8b 83       	std	Y+3, r24	; 0x03

	if(sum_calc==sum_send)
     f1c:	29 81       	ldd	r18, Y+1	; 0x01
     f1e:	3a 81       	ldd	r19, Y+2	; 0x02
     f20:	8b 81       	ldd	r24, Y+3	; 0x03
     f22:	9c 81       	ldd	r25, Y+4	; 0x04
     f24:	28 17       	cp	r18, r24
     f26:	39 07       	cpc	r19, r25
     f28:	19 f4       	brne	.+6      	; 0xf30 <UART_ReceiveString_MyProtocol+0xb6>
		return 1;
     f2a:	f1 e0       	ldi	r31, 0x01	; 1
     f2c:	fb 87       	std	Y+11, r31	; 0x0b
     f2e:	01 c0       	rjmp	.+2      	; 0xf32 <UART_ReceiveString_MyProtocol+0xb8>
	else
		return 0;
     f30:	1b 86       	std	Y+11, r1	; 0x0b
     f32:	8b 85       	ldd	r24, Y+11	; 0x0b
}
     f34:	2b 96       	adiw	r28, 0x0b	; 11
     f36:	0f b6       	in	r0, 0x3f	; 63
     f38:	f8 94       	cli
     f3a:	de bf       	out	0x3e, r29	; 62
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	cd bf       	out	0x3d, r28	; 61
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	08 95       	ret

00000f4a <UART_Init>:
const uint16 BaudRateArray[TOTAL_SPEED_MODE][TOTAL_CPU_F][TOTAL_BAUD_RATE]=
{{{103, 51, 25, 16, 12,  8},{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34}},
		{{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34},{832,416,207,138,103, 68}}};

void UART_Init(void)
{
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	00 d0       	rcall	.+0      	; 0xf50 <UART_Init+0x6>
     f50:	0f 92       	push	r0
     f52:	cd b7       	in	r28, 0x3d	; 61
     f54:	de b7       	in	r29, 0x3e	; 62
	volatile uint8  UCSRC_var=0;
     f56:	1b 82       	std	Y+3, r1	; 0x03
	uint16 UBRR_var=0; 
     f58:	1a 82       	std	Y+2, r1	; 0x02
     f5a:	19 82       	std	Y+1, r1	; 0x01
	/***************************** transmission speed***************************/
#if (SPEED_MODE==NORMAL_SPEED)
	CLEAR_BIT(UCSRA,U2X);
     f5c:	ab e2       	ldi	r26, 0x2B	; 43
     f5e:	b0 e0       	ldi	r27, 0x00	; 0
     f60:	eb e2       	ldi	r30, 0x2B	; 43
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	8d 7f       	andi	r24, 0xFD	; 253
     f68:	8c 93       	st	X, r24
#elif (SPEED_MODE==DOUBLE_SPEED)
	SET_BIT(UCSRA,U2X);
#endif

	//******************set URSEL to write data to UCSRC register***************/
	SET_BIT(UCSRC_var,7);
     f6a:	8b 81       	ldd	r24, Y+3	; 0x03
     f6c:	80 68       	ori	r24, 0x80	; 128
     f6e:	8b 83       	std	Y+3, r24	; 0x03

	//********************************synch***********************************/
#if (SYNCH_MODE==SYNCH)
	SET_BIT(UCSRC_var,UMSEL)
#elif (SYNCH_MODE==ASYNCH)
	CLEAR_BIT(UCSRC_var,UMSEL);
     f70:	8b 81       	ldd	r24, Y+3	; 0x03
     f72:	8f 7b       	andi	r24, 0xBF	; 191
     f74:	8b 83       	std	Y+3, r24	; 0x03
#endif
	//*****************************parity mode*******************************/

#if (PARITY_MODE==NO_PARITY)
	CLEAR_BIT(UCSRC_var,UPM0);
     f76:	8b 81       	ldd	r24, Y+3	; 0x03
     f78:	8f 7e       	andi	r24, 0xEF	; 239
     f7a:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRC_var,UPM1);
     f7c:	8b 81       	ldd	r24, Y+3	; 0x03
     f7e:	8f 7d       	andi	r24, 0xDF	; 223
     f80:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_DATA_BITS==_7_DATA_BITS)
	CLEAR_BIT(UCSRC_var,UCSZ0);
	SET_BIT(UCSRC_var,UCSZ1);
	CLEAR_BIT(UCSRB,UCSZ2);
#elif (N_DATA_BITS==_8_DATA_BITS)
	SET_BIT(UCSRC_var,UCSZ0);
     f82:	8b 81       	ldd	r24, Y+3	; 0x03
     f84:	82 60       	ori	r24, 0x02	; 2
     f86:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,UCSZ1);
     f88:	8b 81       	ldd	r24, Y+3	; 0x03
     f8a:	84 60       	ori	r24, 0x04	; 4
     f8c:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRB,UCSZ2);
     f8e:	aa e2       	ldi	r26, 0x2A	; 42
     f90:	b0 e0       	ldi	r27, 0x00	; 0
     f92:	ea e2       	ldi	r30, 0x2A	; 42
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	80 81       	ld	r24, Z
     f98:	8b 7f       	andi	r24, 0xFB	; 251
     f9a:	8c 93       	st	X, r24
	SET_BIT(UCSRC_var,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#endif
	//************************Stop bits*******************************/
#if (N_STOP_BITS==ONE_STOP_BIT)
	CLEAR_BIT(UCSRC_var,USBS);
     f9c:	8b 81       	ldd	r24, Y+3	; 0x03
     f9e:	87 7f       	andi	r24, 0xF7	; 247
     fa0:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_STOP_BITS==TWO_STOP_BIT)
	SET_BIT(UCSRC_var,USBS);
#endif
	//*****************set UCSRC value   *******************************/
	UCSRC=UCSRC_var;
     fa2:	e0 e4       	ldi	r30, 0x40	; 64
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	8b 81       	ldd	r24, Y+3	; 0x03
     fa8:	80 83       	st	Z, r24

	//************************Baud rate *******************************/

	UBRR_var=BaudRateArray[SPEED_MODE][CPU_F][BUAD_RATE];
     faa:	80 91 88 01 	lds	r24, 0x0188
     fae:	90 91 89 01 	lds	r25, 0x0189
     fb2:	9a 83       	std	Y+2, r25	; 0x02
     fb4:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (uint8)(UBRR_var>>8);
     fb6:	e0 e4       	ldi	r30, 0x40	; 64
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	89 81       	ldd	r24, Y+1	; 0x01
     fbc:	9a 81       	ldd	r25, Y+2	; 0x02
     fbe:	89 2f       	mov	r24, r25
     fc0:	99 27       	eor	r25, r25
     fc2:	80 83       	st	Z, r24
	UBRRL = (uint8)UBRR_var;
     fc4:	e9 e2       	ldi	r30, 0x29	; 41
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	89 81       	ldd	r24, Y+1	; 0x01
     fca:	80 83       	st	Z, r24

	//************************Enable  *******************************/
	//enable UART  receiver.
	SET_BIT(UCSRB,RXEN);
     fcc:	aa e2       	ldi	r26, 0x2A	; 42
     fce:	b0 e0       	ldi	r27, 0x00	; 0
     fd0:	ea e2       	ldi	r30, 0x2A	; 42
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	80 81       	ld	r24, Z
     fd6:	80 61       	ori	r24, 0x10	; 16
     fd8:	8c 93       	st	X, r24
	//enable UART  transmitter .
	SET_BIT(UCSRB,TXEN);
     fda:	aa e2       	ldi	r26, 0x2A	; 42
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	ea e2       	ldi	r30, 0x2A	; 42
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	88 60       	ori	r24, 0x08	; 8
     fe6:	8c 93       	st	X, r24
}
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0
     fec:	0f 90       	pop	r0
     fee:	cf 91       	pop	r28
     ff0:	df 91       	pop	r29
     ff2:	08 95       	ret

00000ff4 <UART_RX_InterruptEnable>:

/*****************************************Interrupt functions*********************************************/


void UART_RX_InterruptEnable(void)
{
     ff4:	df 93       	push	r29
     ff6:	cf 93       	push	r28
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXCIE);
     ffc:	aa e2       	ldi	r26, 0x2A	; 42
     ffe:	b0 e0       	ldi	r27, 0x00	; 0
    1000:	ea e2       	ldi	r30, 0x2A	; 42
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	80 68       	ori	r24, 0x80	; 128
    1008:	8c 93       	st	X, r24
}
    100a:	cf 91       	pop	r28
    100c:	df 91       	pop	r29
    100e:	08 95       	ret

00001010 <UART_RX_InterruptDisable>:

void UART_RX_InterruptDisable(void)
{
    1010:	df 93       	push	r29
    1012:	cf 93       	push	r28
    1014:	cd b7       	in	r28, 0x3d	; 61
    1016:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,RXCIE);
    1018:	aa e2       	ldi	r26, 0x2A	; 42
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	ea e2       	ldi	r30, 0x2A	; 42
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	8f 77       	andi	r24, 0x7F	; 127
    1024:	8c 93       	st	X, r24
}
    1026:	cf 91       	pop	r28
    1028:	df 91       	pop	r29
    102a:	08 95       	ret

0000102c <UART_TX_InterruptEnable>:

void UART_TX_InterruptEnable(void)
{
    102c:	df 93       	push	r29
    102e:	cf 93       	push	r28
    1030:	cd b7       	in	r28, 0x3d	; 61
    1032:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXCIE);
    1034:	aa e2       	ldi	r26, 0x2A	; 42
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	ea e2       	ldi	r30, 0x2A	; 42
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	80 64       	ori	r24, 0x40	; 64
    1040:	8c 93       	st	X, r24
}
    1042:	cf 91       	pop	r28
    1044:	df 91       	pop	r29
    1046:	08 95       	ret

00001048 <UART_TX_InterruptDisable>:

void UART_TX_InterruptDisable(void)
{
    1048:	df 93       	push	r29
    104a:	cf 93       	push	r28
    104c:	cd b7       	in	r28, 0x3d	; 61
    104e:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,TXCIE);
    1050:	aa e2       	ldi	r26, 0x2A	; 42
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	ea e2       	ldi	r30, 0x2A	; 42
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	8f 7b       	andi	r24, 0xBF	; 191
    105c:	8c 93       	st	X, r24
}
    105e:	cf 91       	pop	r28
    1060:	df 91       	pop	r29
    1062:	08 95       	ret

00001064 <UART_RX_SetCallBack>:
/*****************************************Set Call Back Functions*********************************************/	
void UART_RX_SetCallBack(void (*LocalFptr)(void))
{
    1064:	df 93       	push	r29
    1066:	cf 93       	push	r28
    1068:	00 d0       	rcall	.+0      	; 0x106a <UART_RX_SetCallBack+0x6>
    106a:	cd b7       	in	r28, 0x3d	; 61
    106c:	de b7       	in	r29, 0x3e	; 62
    106e:	9a 83       	std	Y+2, r25	; 0x02
    1070:	89 83       	std	Y+1, r24	; 0x01
	UART_RX_Fptr = LocalFptr;
    1072:	89 81       	ldd	r24, Y+1	; 0x01
    1074:	9a 81       	ldd	r25, Y+2	; 0x02
    1076:	90 93 c9 01 	sts	0x01C9, r25
    107a:	80 93 c8 01 	sts	0x01C8, r24
}
    107e:	0f 90       	pop	r0
    1080:	0f 90       	pop	r0
    1082:	cf 91       	pop	r28
    1084:	df 91       	pop	r29
    1086:	08 95       	ret

00001088 <UART_TX_SetCallBack>:

void UART_TX_SetCallBack(void (*LocalFptr)(void))
{
    1088:	df 93       	push	r29
    108a:	cf 93       	push	r28
    108c:	00 d0       	rcall	.+0      	; 0x108e <UART_TX_SetCallBack+0x6>
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	9a 83       	std	Y+2, r25	; 0x02
    1094:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_Fptr = LocalFptr;
    1096:	89 81       	ldd	r24, Y+1	; 0x01
    1098:	9a 81       	ldd	r25, Y+2	; 0x02
    109a:	90 93 cb 01 	sts	0x01CB, r25
    109e:	80 93 ca 01 	sts	0x01CA, r24
}
    10a2:	0f 90       	pop	r0
    10a4:	0f 90       	pop	r0
    10a6:	cf 91       	pop	r28
    10a8:	df 91       	pop	r29
    10aa:	08 95       	ret

000010ac <__vector_13>:
/***********************************************ISR ************************************************************/
ISR(USART_RXC_vect)
{
    10ac:	1f 92       	push	r1
    10ae:	0f 92       	push	r0
    10b0:	0f b6       	in	r0, 0x3f	; 63
    10b2:	0f 92       	push	r0
    10b4:	11 24       	eor	r1, r1
    10b6:	2f 93       	push	r18
    10b8:	3f 93       	push	r19
    10ba:	4f 93       	push	r20
    10bc:	5f 93       	push	r21
    10be:	6f 93       	push	r22
    10c0:	7f 93       	push	r23
    10c2:	8f 93       	push	r24
    10c4:	9f 93       	push	r25
    10c6:	af 93       	push	r26
    10c8:	bf 93       	push	r27
    10ca:	ef 93       	push	r30
    10cc:	ff 93       	push	r31
    10ce:	df 93       	push	r29
    10d0:	cf 93       	push	r28
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
	if (UART_RX_Fptr!=NULLPTR)
    10d6:	80 91 c8 01 	lds	r24, 0x01C8
    10da:	90 91 c9 01 	lds	r25, 0x01C9
    10de:	00 97       	sbiw	r24, 0x00	; 0
    10e0:	29 f0       	breq	.+10     	; 0x10ec <__vector_13+0x40>
	{
		UART_RX_Fptr();
    10e2:	e0 91 c8 01 	lds	r30, 0x01C8
    10e6:	f0 91 c9 01 	lds	r31, 0x01C9
    10ea:	09 95       	icall
	}
}
    10ec:	cf 91       	pop	r28
    10ee:	df 91       	pop	r29
    10f0:	ff 91       	pop	r31
    10f2:	ef 91       	pop	r30
    10f4:	bf 91       	pop	r27
    10f6:	af 91       	pop	r26
    10f8:	9f 91       	pop	r25
    10fa:	8f 91       	pop	r24
    10fc:	7f 91       	pop	r23
    10fe:	6f 91       	pop	r22
    1100:	5f 91       	pop	r21
    1102:	4f 91       	pop	r20
    1104:	3f 91       	pop	r19
    1106:	2f 91       	pop	r18
    1108:	0f 90       	pop	r0
    110a:	0f be       	out	0x3f, r0	; 63
    110c:	0f 90       	pop	r0
    110e:	1f 90       	pop	r1
    1110:	18 95       	reti

00001112 <__vector_15>:

ISR(USART_TXC_vect)
{
    1112:	1f 92       	push	r1
    1114:	0f 92       	push	r0
    1116:	0f b6       	in	r0, 0x3f	; 63
    1118:	0f 92       	push	r0
    111a:	11 24       	eor	r1, r1
    111c:	2f 93       	push	r18
    111e:	3f 93       	push	r19
    1120:	4f 93       	push	r20
    1122:	5f 93       	push	r21
    1124:	6f 93       	push	r22
    1126:	7f 93       	push	r23
    1128:	8f 93       	push	r24
    112a:	9f 93       	push	r25
    112c:	af 93       	push	r26
    112e:	bf 93       	push	r27
    1130:	ef 93       	push	r30
    1132:	ff 93       	push	r31
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
	if (UART_TX_Fptr!=NULLPTR)
    113c:	80 91 ca 01 	lds	r24, 0x01CA
    1140:	90 91 cb 01 	lds	r25, 0x01CB
    1144:	00 97       	sbiw	r24, 0x00	; 0
    1146:	29 f0       	breq	.+10     	; 0x1152 <__vector_15+0x40>
	{
		UART_TX_Fptr();
    1148:	e0 91 ca 01 	lds	r30, 0x01CA
    114c:	f0 91 cb 01 	lds	r31, 0x01CB
    1150:	09 95       	icall
	}
}
    1152:	cf 91       	pop	r28
    1154:	df 91       	pop	r29
    1156:	ff 91       	pop	r31
    1158:	ef 91       	pop	r30
    115a:	bf 91       	pop	r27
    115c:	af 91       	pop	r26
    115e:	9f 91       	pop	r25
    1160:	8f 91       	pop	r24
    1162:	7f 91       	pop	r23
    1164:	6f 91       	pop	r22
    1166:	5f 91       	pop	r21
    1168:	4f 91       	pop	r20
    116a:	3f 91       	pop	r19
    116c:	2f 91       	pop	r18
    116e:	0f 90       	pop	r0
    1170:	0f be       	out	0x3f, r0	; 63
    1172:	0f 90       	pop	r0
    1174:	1f 90       	pop	r1
    1176:	18 95       	reti

00001178 <UART_SendByteNoBlock>:


/****************************************Send and receive functions with no ckecking********************************/

void UART_SendByteNoBlock(uint8 data)
{
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	0f 92       	push	r0
    117e:	cd b7       	in	r28, 0x3d	; 61
    1180:	de b7       	in	r29, 0x3e	; 62
    1182:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
    1184:	ec e2       	ldi	r30, 0x2C	; 44
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	89 81       	ldd	r24, Y+1	; 0x01
    118a:	80 83       	st	Z, r24
}
    118c:	0f 90       	pop	r0
    118e:	cf 91       	pop	r28
    1190:	df 91       	pop	r29
    1192:	08 95       	ret

00001194 <UART_ReceiveByteNoBlock>:

uint8 UART_ReceiveByteNoBlock(void)
{
    1194:	df 93       	push	r29
    1196:	cf 93       	push	r28
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
	return UDR;
    119c:	ec e2       	ldi	r30, 0x2C	; 44
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
}
    11a2:	cf 91       	pop	r28
    11a4:	df 91       	pop	r29
    11a6:	08 95       	ret

000011a8 <UART_SendByte>:
/****************************************Send and receive functions with polling     ********************************/
void UART_SendByte(uint8 data)
{
    11a8:	df 93       	push	r29
    11aa:	cf 93       	push	r28
    11ac:	0f 92       	push	r0
    11ae:	cd b7       	in	r28, 0x3d	; 61
    11b0:	de b7       	in	r29, 0x3e	; 62
    11b2:	89 83       	std	Y+1, r24	; 0x01
	/*UDRE flag is set when the buffer is empty and ready
	for transmitting a new byte so wait until this flag is set to one 
	and it will cleared by hardware when u write  new data to puffer.*/
	while(!(GET_BIT(UCSRA,UDRE)));  
    11b4:	eb e2       	ldi	r30, 0x2B	; 43
    11b6:	f0 e0       	ldi	r31, 0x00	; 0
    11b8:	80 81       	ld	r24, Z
    11ba:	82 95       	swap	r24
    11bc:	86 95       	lsr	r24
    11be:	87 70       	andi	r24, 0x07	; 7
    11c0:	88 2f       	mov	r24, r24
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	81 70       	andi	r24, 0x01	; 1
    11c6:	90 70       	andi	r25, 0x00	; 0
    11c8:	00 97       	sbiw	r24, 0x00	; 0
    11ca:	a1 f3       	breq	.-24     	; 0x11b4 <UART_SendByte+0xc>
	UDR = data;
    11cc:	ec e2       	ldi	r30, 0x2C	; 44
    11ce:	f0 e0       	ldi	r31, 0x00	; 0
    11d0:	89 81       	ldd	r24, Y+1	; 0x01
    11d2:	80 83       	st	Z, r24
}
    11d4:	0f 90       	pop	r0
    11d6:	cf 91       	pop	r28
    11d8:	df 91       	pop	r29
    11da:	08 95       	ret

000011dc <UART_ReceiveByte>:

uint8 UART_ReceiveByte(void)
{
    11dc:	df 93       	push	r29
    11de:	cf 93       	push	r28
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
	/*RXC flag is set when the UART receive data so  wait until this flag is set to one
	and it will cleared by hardware when u read the data*/
	while(!(GET_BIT(UCSRA,RXC)));  
    11e4:	eb e2       	ldi	r30, 0x2B	; 43
    11e6:	f0 e0       	ldi	r31, 0x00	; 0
    11e8:	80 81       	ld	r24, Z
    11ea:	88 23       	and	r24, r24
    11ec:	dc f7       	brge	.-10     	; 0x11e4 <UART_ReceiveByte+0x8>
	return UDR;
    11ee:	ec e2       	ldi	r30, 0x2C	; 44
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	80 81       	ld	r24, Z
}
    11f4:	cf 91       	pop	r28
    11f6:	df 91       	pop	r29
    11f8:	08 95       	ret

000011fa <UART_Receive_NoBlock>:


uint8 UART_Receive_NoBlock(uint8*pdata)
{
    11fa:	df 93       	push	r29
    11fc:	cf 93       	push	r28
    11fe:	00 d0       	rcall	.+0      	; 0x1200 <UART_Receive_NoBlock+0x6>
    1200:	0f 92       	push	r0
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
    1206:	9b 83       	std	Y+3, r25	; 0x03
    1208:	8a 83       	std	Y+2, r24	; 0x02
	uint8 status=0;
    120a:	19 82       	std	Y+1, r1	; 0x01
	if(GET_BIT(UCSRA,RXC))
    120c:	eb e2       	ldi	r30, 0x2B	; 43
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	80 81       	ld	r24, Z
    1212:	88 23       	and	r24, r24
    1214:	4c f4       	brge	.+18     	; 0x1228 <UART_Receive_NoBlock+0x2e>
	{
		*pdata=UDR;
    1216:	ec e2       	ldi	r30, 0x2C	; 44
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	ea 81       	ldd	r30, Y+2	; 0x02
    121e:	fb 81       	ldd	r31, Y+3	; 0x03
    1220:	80 83       	st	Z, r24
		status=1;
    1222:	81 e0       	ldi	r24, 0x01	; 1
    1224:	89 83       	std	Y+1, r24	; 0x01
    1226:	01 c0       	rjmp	.+2      	; 0x122a <UART_Receive_NoBlock+0x30>
	}
	else
	{
	status=0;
    1228:	19 82       	std	Y+1, r1	; 0x01
	}
	return status;
    122a:	89 81       	ldd	r24, Y+1	; 0x01
}
    122c:	0f 90       	pop	r0
    122e:	0f 90       	pop	r0
    1230:	0f 90       	pop	r0
    1232:	cf 91       	pop	r28
    1234:	df 91       	pop	r29
    1236:	08 95       	ret

00001238 <TIMER0_Init>:
	TIMER0_CTC_MODE,
	TIMER0_FASTPWM_MODE
 * @param oc_mode
 */
void TIMER0_Init( TIMER0_Mode_t mode,TIMER0_Prescalar scaler ,TIMER0_OC0Mode_tt oc_mode)
{
    1238:	df 93       	push	r29
    123a:	cf 93       	push	r28
    123c:	cd b7       	in	r28, 0x3d	; 61
    123e:	de b7       	in	r29, 0x3e	; 62
    1240:	27 97       	sbiw	r28, 0x07	; 7
    1242:	0f b6       	in	r0, 0x3f	; 63
    1244:	f8 94       	cli
    1246:	de bf       	out	0x3e, r29	; 62
    1248:	0f be       	out	0x3f, r0	; 63
    124a:	cd bf       	out	0x3d, r28	; 61
    124c:	89 83       	std	Y+1, r24	; 0x01
    124e:	6a 83       	std	Y+2, r22	; 0x02
    1250:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	*/
	switch (mode)
    1252:	89 81       	ldd	r24, Y+1	; 0x01
    1254:	28 2f       	mov	r18, r24
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	3f 83       	std	Y+7, r19	; 0x07
    125a:	2e 83       	std	Y+6, r18	; 0x06
    125c:	8e 81       	ldd	r24, Y+6	; 0x06
    125e:	9f 81       	ldd	r25, Y+7	; 0x07
    1260:	81 30       	cpi	r24, 0x01	; 1
    1262:	91 05       	cpc	r25, r1
    1264:	21 f1       	breq	.+72     	; 0x12ae <TIMER0_Init+0x76>
    1266:	2e 81       	ldd	r18, Y+6	; 0x06
    1268:	3f 81       	ldd	r19, Y+7	; 0x07
    126a:	22 30       	cpi	r18, 0x02	; 2
    126c:	31 05       	cpc	r19, r1
    126e:	2c f4       	brge	.+10     	; 0x127a <TIMER0_Init+0x42>
    1270:	8e 81       	ldd	r24, Y+6	; 0x06
    1272:	9f 81       	ldd	r25, Y+7	; 0x07
    1274:	00 97       	sbiw	r24, 0x00	; 0
    1276:	61 f0       	breq	.+24     	; 0x1290 <TIMER0_Init+0x58>
    1278:	46 c0       	rjmp	.+140    	; 0x1306 <TIMER0_Init+0xce>
    127a:	2e 81       	ldd	r18, Y+6	; 0x06
    127c:	3f 81       	ldd	r19, Y+7	; 0x07
    127e:	22 30       	cpi	r18, 0x02	; 2
    1280:	31 05       	cpc	r19, r1
    1282:	21 f1       	breq	.+72     	; 0x12cc <TIMER0_Init+0x94>
    1284:	8e 81       	ldd	r24, Y+6	; 0x06
    1286:	9f 81       	ldd	r25, Y+7	; 0x07
    1288:	83 30       	cpi	r24, 0x03	; 3
    128a:	91 05       	cpc	r25, r1
    128c:	71 f1       	breq	.+92     	; 0x12ea <TIMER0_Init+0xb2>
    128e:	3b c0       	rjmp	.+118    	; 0x1306 <TIMER0_Init+0xce>
	{
		case TIMER0_NORMAL_MODE:
			CLEAR_BIT(TCCR0,WGM00);
    1290:	a3 e5       	ldi	r26, 0x53	; 83
    1292:	b0 e0       	ldi	r27, 0x00	; 0
    1294:	e3 e5       	ldi	r30, 0x53	; 83
    1296:	f0 e0       	ldi	r31, 0x00	; 0
    1298:	80 81       	ld	r24, Z
    129a:	8f 7b       	andi	r24, 0xBF	; 191
    129c:	8c 93       	st	X, r24
			CLEAR_BIT(TCCR0,WGM01);
    129e:	a3 e5       	ldi	r26, 0x53	; 83
    12a0:	b0 e0       	ldi	r27, 0x00	; 0
    12a2:	e3 e5       	ldi	r30, 0x53	; 83
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	87 7f       	andi	r24, 0xF7	; 247
    12aa:	8c 93       	st	X, r24
    12ac:	2c c0       	rjmp	.+88     	; 0x1306 <TIMER0_Init+0xce>
		break;
		case TIMER0_PHASECORRECT_MODE:
			SET_BIT(TCCR0,WGM00);
    12ae:	a3 e5       	ldi	r26, 0x53	; 83
    12b0:	b0 e0       	ldi	r27, 0x00	; 0
    12b2:	e3 e5       	ldi	r30, 0x53	; 83
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	80 64       	ori	r24, 0x40	; 64
    12ba:	8c 93       	st	X, r24
			CLEAR_BIT(TCCR0,WGM01);
    12bc:	a3 e5       	ldi	r26, 0x53	; 83
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	e3 e5       	ldi	r30, 0x53	; 83
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	80 81       	ld	r24, Z
    12c6:	87 7f       	andi	r24, 0xF7	; 247
    12c8:	8c 93       	st	X, r24
    12ca:	1d c0       	rjmp	.+58     	; 0x1306 <TIMER0_Init+0xce>
		break;
		case TIMER0_CTC_MODE:
			CLEAR_BIT(TCCR0,WGM00);
    12cc:	a3 e5       	ldi	r26, 0x53	; 83
    12ce:	b0 e0       	ldi	r27, 0x00	; 0
    12d0:	e3 e5       	ldi	r30, 0x53	; 83
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	8f 7b       	andi	r24, 0xBF	; 191
    12d8:	8c 93       	st	X, r24
			SET_BIT(TCCR0,WGM01);
    12da:	a3 e5       	ldi	r26, 0x53	; 83
    12dc:	b0 e0       	ldi	r27, 0x00	; 0
    12de:	e3 e5       	ldi	r30, 0x53	; 83
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	80 81       	ld	r24, Z
    12e4:	88 60       	ori	r24, 0x08	; 8
    12e6:	8c 93       	st	X, r24
    12e8:	0e c0       	rjmp	.+28     	; 0x1306 <TIMER0_Init+0xce>
		break;
		case TIMER0_FASTPWM_MODE:
			SET_BIT(TCCR0,WGM00);
    12ea:	a3 e5       	ldi	r26, 0x53	; 83
    12ec:	b0 e0       	ldi	r27, 0x00	; 0
    12ee:	e3 e5       	ldi	r30, 0x53	; 83
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	80 64       	ori	r24, 0x40	; 64
    12f6:	8c 93       	st	X, r24
			SET_BIT(TCCR0,WGM01);
    12f8:	a3 e5       	ldi	r26, 0x53	; 83
    12fa:	b0 e0       	ldi	r27, 0x00	; 0
    12fc:	e3 e5       	ldi	r30, 0x53	; 83
    12fe:	f0 e0       	ldi	r31, 0x00	; 0
    1300:	80 81       	ld	r24, Z
    1302:	88 60       	ori	r24, 0x08	; 8
    1304:	8c 93       	st	X, r24

		break;
	}


	TIMER0_CONTROL_PRES_ADJ(scaler);
    1306:	a3 e5       	ldi	r26, 0x53	; 83
    1308:	b0 e0       	ldi	r27, 0x00	; 0
    130a:	e3 e5       	ldi	r30, 0x53	; 83
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	80 81       	ld	r24, Z
    1310:	98 2f       	mov	r25, r24
    1312:	98 7f       	andi	r25, 0xF8	; 248
    1314:	8a 81       	ldd	r24, Y+2	; 0x02
    1316:	89 2b       	or	r24, r25
    1318:	8c 93       	st	X, r24
scaler0_global=scaler;
    131a:	8a 81       	ldd	r24, Y+2	; 0x02
    131c:	80 93 ce 01 	sts	0x01CE, r24
	switch (oc_mode)
    1320:	8b 81       	ldd	r24, Y+3	; 0x03
    1322:	28 2f       	mov	r18, r24
    1324:	30 e0       	ldi	r19, 0x00	; 0
    1326:	3d 83       	std	Y+5, r19	; 0x05
    1328:	2c 83       	std	Y+4, r18	; 0x04
    132a:	8c 81       	ldd	r24, Y+4	; 0x04
    132c:	9d 81       	ldd	r25, Y+5	; 0x05
    132e:	81 30       	cpi	r24, 0x01	; 1
    1330:	91 05       	cpc	r25, r1
    1332:	21 f1       	breq	.+72     	; 0x137c <TIMER0_Init+0x144>
    1334:	2c 81       	ldd	r18, Y+4	; 0x04
    1336:	3d 81       	ldd	r19, Y+5	; 0x05
    1338:	22 30       	cpi	r18, 0x02	; 2
    133a:	31 05       	cpc	r19, r1
    133c:	2c f4       	brge	.+10     	; 0x1348 <TIMER0_Init+0x110>
    133e:	8c 81       	ldd	r24, Y+4	; 0x04
    1340:	9d 81       	ldd	r25, Y+5	; 0x05
    1342:	00 97       	sbiw	r24, 0x00	; 0
    1344:	61 f0       	breq	.+24     	; 0x135e <TIMER0_Init+0x126>
    1346:	46 c0       	rjmp	.+140    	; 0x13d4 <TIMER0_Init+0x19c>
    1348:	2c 81       	ldd	r18, Y+4	; 0x04
    134a:	3d 81       	ldd	r19, Y+5	; 0x05
    134c:	22 30       	cpi	r18, 0x02	; 2
    134e:	31 05       	cpc	r19, r1
    1350:	21 f1       	breq	.+72     	; 0x139a <TIMER0_Init+0x162>
    1352:	8c 81       	ldd	r24, Y+4	; 0x04
    1354:	9d 81       	ldd	r25, Y+5	; 0x05
    1356:	83 30       	cpi	r24, 0x03	; 3
    1358:	91 05       	cpc	r25, r1
    135a:	71 f1       	breq	.+92     	; 0x13b8 <TIMER0_Init+0x180>
    135c:	3b c0       	rjmp	.+118    	; 0x13d4 <TIMER0_Init+0x19c>
	{
		case OCO_DISCONNECTED:
		CLEAR_BIT(TCCR0,COM00);
    135e:	a3 e5       	ldi	r26, 0x53	; 83
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	e3 e5       	ldi	r30, 0x53	; 83
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	8f 7e       	andi	r24, 0xEF	; 239
    136a:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
    136c:	a3 e5       	ldi	r26, 0x53	; 83
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e3 e5       	ldi	r30, 0x53	; 83
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	8f 7d       	andi	r24, 0xDF	; 223
    1378:	8c 93       	st	X, r24
    137a:	2c c0       	rjmp	.+88     	; 0x13d4 <TIMER0_Init+0x19c>
		break;
		case OCO_TOGGLE:
		SET_BIT(TCCR0,COM00);
    137c:	a3 e5       	ldi	r26, 0x53	; 83
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	e3 e5       	ldi	r30, 0x53	; 83
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 81       	ld	r24, Z
    1386:	80 61       	ori	r24, 0x10	; 16
    1388:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
    138a:	a3 e5       	ldi	r26, 0x53	; 83
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	e3 e5       	ldi	r30, 0x53	; 83
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	8f 7d       	andi	r24, 0xDF	; 223
    1396:	8c 93       	st	X, r24
    1398:	1d c0       	rjmp	.+58     	; 0x13d4 <TIMER0_Init+0x19c>
		break;
		case OCO_NON_INVERTING:
		CLEAR_BIT(TCCR0,COM00);
    139a:	a3 e5       	ldi	r26, 0x53	; 83
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	e3 e5       	ldi	r30, 0x53	; 83
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	8f 7e       	andi	r24, 0xEF	; 239
    13a6:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    13a8:	a3 e5       	ldi	r26, 0x53	; 83
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	e3 e5       	ldi	r30, 0x53	; 83
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	80 62       	ori	r24, 0x20	; 32
    13b4:	8c 93       	st	X, r24
    13b6:	0e c0       	rjmp	.+28     	; 0x13d4 <TIMER0_Init+0x19c>
		break;
		case OCO_INVERTING:
		SET_BIT(TCCR0,COM00);
    13b8:	a3 e5       	ldi	r26, 0x53	; 83
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e3 e5       	ldi	r30, 0x53	; 83
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	80 61       	ori	r24, 0x10	; 16
    13c4:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    13c6:	a3 e5       	ldi	r26, 0x53	; 83
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e3 e5       	ldi	r30, 0x53	; 83
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	80 62       	ori	r24, 0x20	; 32
    13d2:	8c 93       	st	X, r24
		break;
	}
	

}
    13d4:	27 96       	adiw	r28, 0x07	; 7
    13d6:	0f b6       	in	r0, 0x3f	; 63
    13d8:	f8 94       	cli
    13da:	de bf       	out	0x3e, r29	; 62
    13dc:	0f be       	out	0x3f, r0	; 63
    13de:	cd bf       	out	0x3d, r28	; 61
    13e0:	cf 91       	pop	r28
    13e2:	df 91       	pop	r29
    13e4:	08 95       	ret

000013e6 <TIMER0_OV_InterruptEnable>:
void TIMER0_OV_InterruptEnable(void)
{
    13e6:	df 93       	push	r29
    13e8:	cf 93       	push	r28
    13ea:	cd b7       	in	r28, 0x3d	; 61
    13ec:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    13ee:	a9 e5       	ldi	r26, 0x59	; 89
    13f0:	b0 e0       	ldi	r27, 0x00	; 0
    13f2:	e9 e5       	ldi	r30, 0x59	; 89
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	80 81       	ld	r24, Z
    13f8:	81 60       	ori	r24, 0x01	; 1
    13fa:	8c 93       	st	X, r24
}
    13fc:	cf 91       	pop	r28
    13fe:	df 91       	pop	r29
    1400:	08 95       	ret

00001402 <TIMER0_OV_InterruptDisable>:
void TIMER0_OV_InterruptDisable(void)
{
    1402:	df 93       	push	r29
    1404:	cf 93       	push	r28
    1406:	cd b7       	in	r28, 0x3d	; 61
    1408:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE0);
    140a:	a9 e5       	ldi	r26, 0x59	; 89
    140c:	b0 e0       	ldi	r27, 0x00	; 0
    140e:	e9 e5       	ldi	r30, 0x59	; 89
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	8e 7f       	andi	r24, 0xFE	; 254
    1416:	8c 93       	st	X, r24
}
    1418:	cf 91       	pop	r28
    141a:	df 91       	pop	r29
    141c:	08 95       	ret

0000141e <TIMER0_OC_InterruptEnable>:
void TIMER0_OC_InterruptEnable(void)
{
    141e:	df 93       	push	r29
    1420:	cf 93       	push	r28
    1422:	cd b7       	in	r28, 0x3d	; 61
    1424:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE0);
    1426:	a9 e5       	ldi	r26, 0x59	; 89
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e9 e5       	ldi	r30, 0x59	; 89
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	82 60       	ori	r24, 0x02	; 2
    1432:	8c 93       	st	X, r24
}
    1434:	cf 91       	pop	r28
    1436:	df 91       	pop	r29
    1438:	08 95       	ret

0000143a <TIMER0_OC_InterruptDisable>:
void TIMER0_OC_InterruptDisable(void)
{
    143a:	df 93       	push	r29
    143c:	cf 93       	push	r28
    143e:	cd b7       	in	r28, 0x3d	; 61
    1440:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE0);
    1442:	a9 e5       	ldi	r26, 0x59	; 89
    1444:	b0 e0       	ldi	r27, 0x00	; 0
    1446:	e9 e5       	ldi	r30, 0x59	; 89
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	8d 7f       	andi	r24, 0xFD	; 253
    144e:	8c 93       	st	X, r24
}
    1450:	cf 91       	pop	r28
    1452:	df 91       	pop	r29
    1454:	08 95       	ret

00001456 <TIMER0_OVF_SetCallBack>:
void TIMER0_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1456:	df 93       	push	r29
    1458:	cf 93       	push	r28
    145a:	00 d0       	rcall	.+0      	; 0x145c <TIMER0_OVF_SetCallBack+0x6>
    145c:	cd b7       	in	r28, 0x3d	; 61
    145e:	de b7       	in	r29, 0x3e	; 62
    1460:	9a 83       	std	Y+2, r25	; 0x02
    1462:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_OVF_Fptr=LocalFptr;
    1464:	89 81       	ldd	r24, Y+1	; 0x01
    1466:	9a 81       	ldd	r25, Y+2	; 0x02
    1468:	90 93 d1 01 	sts	0x01D1, r25
    146c:	80 93 d0 01 	sts	0x01D0, r24
}
    1470:	0f 90       	pop	r0
    1472:	0f 90       	pop	r0
    1474:	cf 91       	pop	r28
    1476:	df 91       	pop	r29
    1478:	08 95       	ret

0000147a <TIMER0_CMP_SetCallBack>:
void TIMER0_CMP_SetCallBack(void(*LocalFptr)(void))
{
    147a:	df 93       	push	r29
    147c:	cf 93       	push	r28
    147e:	00 d0       	rcall	.+0      	; 0x1480 <TIMER0_CMP_SetCallBack+0x6>
    1480:	cd b7       	in	r28, 0x3d	; 61
    1482:	de b7       	in	r29, 0x3e	; 62
    1484:	9a 83       	std	Y+2, r25	; 0x02
    1486:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CMP_Fptr=LocalFptr;
    1488:	89 81       	ldd	r24, Y+1	; 0x01
    148a:	9a 81       	ldd	r25, Y+2	; 0x02
    148c:	90 93 d3 01 	sts	0x01D3, r25
    1490:	80 93 d2 01 	sts	0x01D2, r24
}
    1494:	0f 90       	pop	r0
    1496:	0f 90       	pop	r0
    1498:	cf 91       	pop	r28
    149a:	df 91       	pop	r29
    149c:	08 95       	ret

0000149e <TIMER0_reload>:
void TIMER0_reload(uint8 TIMER0_val)
{
    149e:	df 93       	push	r29
    14a0:	cf 93       	push	r28
    14a2:	0f 92       	push	r0
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
    14a8:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=TIMER0_val;
    14aa:	e2 e5       	ldi	r30, 0x52	; 82
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	89 81       	ldd	r24, Y+1	; 0x01
    14b0:	80 83       	st	Z, r24
}
    14b2:	0f 90       	pop	r0
    14b4:	cf 91       	pop	r28
    14b6:	df 91       	pop	r29
    14b8:	08 95       	ret

000014ba <TIMER0_Compare_reload>:
void TIMER0_Compare_reload(uint8 TIMER0_comp_val)
{
    14ba:	df 93       	push	r29
    14bc:	cf 93       	push	r28
    14be:	0f 92       	push	r0
    14c0:	cd b7       	in	r28, 0x3d	; 61
    14c2:	de b7       	in	r29, 0x3e	; 62
    14c4:	89 83       	std	Y+1, r24	; 0x01
	OCR0=TIMER0_comp_val;
    14c6:	ec e5       	ldi	r30, 0x5C	; 92
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	89 81       	ldd	r24, Y+1	; 0x01
    14cc:	80 83       	st	Z, r24
}
    14ce:	0f 90       	pop	r0
    14d0:	cf 91       	pop	r28
    14d2:	df 91       	pop	r29
    14d4:	08 95       	ret

000014d6 <Get_Current_Timer>:
uint8 Get_Current_Timer()
{
    14d6:	df 93       	push	r29
    14d8:	cf 93       	push	r28
    14da:	cd b7       	in	r28, 0x3d	; 61
    14dc:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    14de:	e2 e5       	ldi	r30, 0x52	; 82
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
}
    14e4:	cf 91       	pop	r28
    14e6:	df 91       	pop	r29
    14e8:	08 95       	ret

000014ea <TIMER0_Stop>:
void TIMER0_Stop()
{
    14ea:	df 93       	push	r29
    14ec:	cf 93       	push	r28
    14ee:	cd b7       	in	r28, 0x3d	; 61
    14f0:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR0,TIM_STOP);
    14f2:	a3 e5       	ldi	r26, 0x53	; 83
    14f4:	b0 e0       	ldi	r27, 0x00	; 0
    14f6:	e3 e5       	ldi	r30, 0x53	; 83
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	88 7f       	andi	r24, 0xF8	; 248
    14fe:	8c 93       	st	X, r24
}
    1500:	cf 91       	pop	r28
    1502:	df 91       	pop	r29
    1504:	08 95       	ret

00001506 <TIMER0_restart>:
void TIMER0_restart(){
    1506:	df 93       	push	r29
    1508:	cf 93       	push	r28
    150a:	cd b7       	in	r28, 0x3d	; 61
    150c:	de b7       	in	r29, 0x3e	; 62

	TCCR0|=scaler0_global;
    150e:	a3 e5       	ldi	r26, 0x53	; 83
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	e3 e5       	ldi	r30, 0x53	; 83
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	90 81       	ld	r25, Z
    1518:	80 91 ce 01 	lds	r24, 0x01CE
    151c:	89 2b       	or	r24, r25
    151e:	8c 93       	st	X, r24
}
    1520:	cf 91       	pop	r28
    1522:	df 91       	pop	r29
    1524:	08 95       	ret

00001526 <Timer1_Init>:
/*************************************************TIMER 1 **************************************************/


void Timer1_Init( Timer1Mode_t mode,Timer1Scaler_t scaler,OC1A_Mode_t oc1a_mode,OC1B_Mode_t oc1b_mode)

{
    1526:	df 93       	push	r29
    1528:	cf 93       	push	r28
    152a:	cd b7       	in	r28, 0x3d	; 61
    152c:	de b7       	in	r29, 0x3e	; 62
    152e:	2a 97       	sbiw	r28, 0x0a	; 10
    1530:	0f b6       	in	r0, 0x3f	; 63
    1532:	f8 94       	cli
    1534:	de bf       	out	0x3e, r29	; 62
    1536:	0f be       	out	0x3f, r0	; 63
    1538:	cd bf       	out	0x3d, r28	; 61
    153a:	89 83       	std	Y+1, r24	; 0x01
    153c:	6a 83       	std	Y+2, r22	; 0x02
    153e:	4b 83       	std	Y+3, r20	; 0x03
    1540:	2c 83       	std	Y+4, r18	; 0x04
	Timer/Counter1
	Control Register A 
	TCCR1A
			COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10 
	*/
	switch (mode)
    1542:	89 81       	ldd	r24, Y+1	; 0x01
    1544:	28 2f       	mov	r18, r24
    1546:	30 e0       	ldi	r19, 0x00	; 0
    1548:	3a 87       	std	Y+10, r19	; 0x0a
    154a:	29 87       	std	Y+9, r18	; 0x09
    154c:	89 85       	ldd	r24, Y+9	; 0x09
    154e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1550:	82 30       	cpi	r24, 0x02	; 2
    1552:	91 05       	cpc	r25, r1
    1554:	09 f4       	brne	.+2      	; 0x1558 <Timer1_Init+0x32>
    1556:	56 c0       	rjmp	.+172    	; 0x1604 <Timer1_Init+0xde>
    1558:	29 85       	ldd	r18, Y+9	; 0x09
    155a:	3a 85       	ldd	r19, Y+10	; 0x0a
    155c:	23 30       	cpi	r18, 0x03	; 3
    155e:	31 05       	cpc	r19, r1
    1560:	54 f4       	brge	.+20     	; 0x1576 <Timer1_Init+0x50>
    1562:	89 85       	ldd	r24, Y+9	; 0x09
    1564:	9a 85       	ldd	r25, Y+10	; 0x0a
    1566:	00 97       	sbiw	r24, 0x00	; 0
    1568:	99 f0       	breq	.+38     	; 0x1590 <Timer1_Init+0x6a>
    156a:	29 85       	ldd	r18, Y+9	; 0x09
    156c:	3a 85       	ldd	r19, Y+10	; 0x0a
    156e:	21 30       	cpi	r18, 0x01	; 1
    1570:	31 05       	cpc	r19, r1
    1572:	59 f1       	breq	.+86     	; 0x15ca <Timer1_Init+0xa4>
    1574:	9d c0       	rjmp	.+314    	; 0x16b0 <Timer1_Init+0x18a>
    1576:	89 85       	ldd	r24, Y+9	; 0x09
    1578:	9a 85       	ldd	r25, Y+10	; 0x0a
    157a:	83 30       	cpi	r24, 0x03	; 3
    157c:	91 05       	cpc	r25, r1
    157e:	09 f4       	brne	.+2      	; 0x1582 <Timer1_Init+0x5c>
    1580:	5e c0       	rjmp	.+188    	; 0x163e <Timer1_Init+0x118>
    1582:	29 85       	ldd	r18, Y+9	; 0x09
    1584:	3a 85       	ldd	r19, Y+10	; 0x0a
    1586:	24 30       	cpi	r18, 0x04	; 4
    1588:	31 05       	cpc	r19, r1
    158a:	09 f4       	brne	.+2      	; 0x158e <Timer1_Init+0x68>
    158c:	75 c0       	rjmp	.+234    	; 0x1678 <Timer1_Init+0x152>
    158e:	90 c0       	rjmp	.+288    	; 0x16b0 <Timer1_Init+0x18a>
	{
		case TIMER1_NORMAL_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    1590:	af e4       	ldi	r26, 0x4F	; 79
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	ef e4       	ldi	r30, 0x4F	; 79
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	80 81       	ld	r24, Z
    159a:	8e 7f       	andi	r24, 0xFE	; 254
    159c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    159e:	af e4       	ldi	r26, 0x4F	; 79
    15a0:	b0 e0       	ldi	r27, 0x00	; 0
    15a2:	ef e4       	ldi	r30, 0x4F	; 79
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	80 81       	ld	r24, Z
    15a8:	8d 7f       	andi	r24, 0xFD	; 253
    15aa:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM12);
    15ac:	ae e4       	ldi	r26, 0x4E	; 78
    15ae:	b0 e0       	ldi	r27, 0x00	; 0
    15b0:	ee e4       	ldi	r30, 0x4E	; 78
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	87 7f       	andi	r24, 0xF7	; 247
    15b8:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    15ba:	ae e4       	ldi	r26, 0x4E	; 78
    15bc:	b0 e0       	ldi	r27, 0x00	; 0
    15be:	ee e4       	ldi	r30, 0x4E	; 78
    15c0:	f0 e0       	ldi	r31, 0x00	; 0
    15c2:	80 81       	ld	r24, Z
    15c4:	8f 7e       	andi	r24, 0xEF	; 239
    15c6:	8c 93       	st	X, r24
    15c8:	73 c0       	rjmp	.+230    	; 0x16b0 <Timer1_Init+0x18a>
		break;
		case TIMER1_CTC_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    15ca:	af e4       	ldi	r26, 0x4F	; 79
    15cc:	b0 e0       	ldi	r27, 0x00	; 0
    15ce:	ef e4       	ldi	r30, 0x4F	; 79
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	8e 7f       	andi	r24, 0xFE	; 254
    15d6:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    15d8:	af e4       	ldi	r26, 0x4F	; 79
    15da:	b0 e0       	ldi	r27, 0x00	; 0
    15dc:	ef e4       	ldi	r30, 0x4F	; 79
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	80 81       	ld	r24, Z
    15e2:	8d 7f       	andi	r24, 0xFD	; 253
    15e4:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    15e6:	ae e4       	ldi	r26, 0x4E	; 78
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	ee e4       	ldi	r30, 0x4E	; 78
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	88 60       	ori	r24, 0x08	; 8
    15f2:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    15f4:	ae e4       	ldi	r26, 0x4E	; 78
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	ee e4       	ldi	r30, 0x4E	; 78
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	80 61       	ori	r24, 0x10	; 16
    1600:	8c 93       	st	X, r24
    1602:	56 c0       	rjmp	.+172    	; 0x16b0 <Timer1_Init+0x18a>
		break;
		
		case TIMER1_CTC_OCRA_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    1604:	af e4       	ldi	r26, 0x4F	; 79
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	ef e4       	ldi	r30, 0x4F	; 79
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	8e 7f       	andi	r24, 0xFE	; 254
    1610:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    1612:	af e4       	ldi	r26, 0x4F	; 79
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	ef e4       	ldi	r30, 0x4F	; 79
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	8d 7f       	andi	r24, 0xFD	; 253
    161e:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1620:	ae e4       	ldi	r26, 0x4E	; 78
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	ee e4       	ldi	r30, 0x4E	; 78
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	88 60       	ori	r24, 0x08	; 8
    162c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    162e:	ae e4       	ldi	r26, 0x4E	; 78
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	ee e4       	ldi	r30, 0x4E	; 78
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	8f 7e       	andi	r24, 0xEF	; 239
    163a:	8c 93       	st	X, r24
    163c:	39 c0       	rjmp	.+114    	; 0x16b0 <Timer1_Init+0x18a>
		break;
		
		case TIMER1_FASTPWM_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    163e:	af e4       	ldi	r26, 0x4F	; 79
    1640:	b0 e0       	ldi	r27, 0x00	; 0
    1642:	ef e4       	ldi	r30, 0x4F	; 79
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	80 81       	ld	r24, Z
    1648:	8e 7f       	andi	r24, 0xFE	; 254
    164a:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    164c:	af e4       	ldi	r26, 0x4F	; 79
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	ef e4       	ldi	r30, 0x4F	; 79
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	82 60       	ori	r24, 0x02	; 2
    1658:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    165a:	ae e4       	ldi	r26, 0x4E	; 78
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	ee e4       	ldi	r30, 0x4E	; 78
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	88 60       	ori	r24, 0x08	; 8
    1666:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    1668:	ae e4       	ldi	r26, 0x4E	; 78
    166a:	b0 e0       	ldi	r27, 0x00	; 0
    166c:	ee e4       	ldi	r30, 0x4E	; 78
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	80 81       	ld	r24, Z
    1672:	80 61       	ori	r24, 0x10	; 16
    1674:	8c 93       	st	X, r24
    1676:	1c c0       	rjmp	.+56     	; 0x16b0 <Timer1_Init+0x18a>
		break;
		
		case TIMER1_FASTPWM_OCRA_TOP_MODE:
		SET_BIT(TCCR1A,WGM10);
    1678:	af e4       	ldi	r26, 0x4F	; 79
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	ef e4       	ldi	r30, 0x4F	; 79
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	81 60       	ori	r24, 0x01	; 1
    1684:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    1686:	af e4       	ldi	r26, 0x4F	; 79
    1688:	b0 e0       	ldi	r27, 0x00	; 0
    168a:	ef e4       	ldi	r30, 0x4F	; 79
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	82 60       	ori	r24, 0x02	; 2
    1692:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1694:	ae e4       	ldi	r26, 0x4E	; 78
    1696:	b0 e0       	ldi	r27, 0x00	; 0
    1698:	ee e4       	ldi	r30, 0x4E	; 78
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	88 60       	ori	r24, 0x08	; 8
    16a0:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    16a2:	ae e4       	ldi	r26, 0x4E	; 78
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	ee e4       	ldi	r30, 0x4E	; 78
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	80 61       	ori	r24, 0x10	; 16
    16ae:	8c 93       	st	X, r24
		break;
	}
	switch (oc1a_mode)
    16b0:	8b 81       	ldd	r24, Y+3	; 0x03
    16b2:	28 2f       	mov	r18, r24
    16b4:	30 e0       	ldi	r19, 0x00	; 0
    16b6:	38 87       	std	Y+8, r19	; 0x08
    16b8:	2f 83       	std	Y+7, r18	; 0x07
    16ba:	8f 81       	ldd	r24, Y+7	; 0x07
    16bc:	98 85       	ldd	r25, Y+8	; 0x08
    16be:	81 30       	cpi	r24, 0x01	; 1
    16c0:	91 05       	cpc	r25, r1
    16c2:	21 f1       	breq	.+72     	; 0x170c <Timer1_Init+0x1e6>
    16c4:	2f 81       	ldd	r18, Y+7	; 0x07
    16c6:	38 85       	ldd	r19, Y+8	; 0x08
    16c8:	22 30       	cpi	r18, 0x02	; 2
    16ca:	31 05       	cpc	r19, r1
    16cc:	2c f4       	brge	.+10     	; 0x16d8 <Timer1_Init+0x1b2>
    16ce:	8f 81       	ldd	r24, Y+7	; 0x07
    16d0:	98 85       	ldd	r25, Y+8	; 0x08
    16d2:	00 97       	sbiw	r24, 0x00	; 0
    16d4:	61 f0       	breq	.+24     	; 0x16ee <Timer1_Init+0x1c8>
    16d6:	46 c0       	rjmp	.+140    	; 0x1764 <Timer1_Init+0x23e>
    16d8:	2f 81       	ldd	r18, Y+7	; 0x07
    16da:	38 85       	ldd	r19, Y+8	; 0x08
    16dc:	22 30       	cpi	r18, 0x02	; 2
    16de:	31 05       	cpc	r19, r1
    16e0:	21 f1       	breq	.+72     	; 0x172a <Timer1_Init+0x204>
    16e2:	8f 81       	ldd	r24, Y+7	; 0x07
    16e4:	98 85       	ldd	r25, Y+8	; 0x08
    16e6:	83 30       	cpi	r24, 0x03	; 3
    16e8:	91 05       	cpc	r25, r1
    16ea:	71 f1       	breq	.+92     	; 0x1748 <Timer1_Init+0x222>
    16ec:	3b c0       	rjmp	.+118    	; 0x1764 <Timer1_Init+0x23e>
	{
		case OCRA_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1A0);
    16ee:	af e4       	ldi	r26, 0x4F	; 79
    16f0:	b0 e0       	ldi	r27, 0x00	; 0
    16f2:	ef e4       	ldi	r30, 0x4F	; 79
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	80 81       	ld	r24, Z
    16f8:	8f 7b       	andi	r24, 0xBF	; 191
    16fa:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    16fc:	af e4       	ldi	r26, 0x4F	; 79
    16fe:	b0 e0       	ldi	r27, 0x00	; 0
    1700:	ef e4       	ldi	r30, 0x4F	; 79
    1702:	f0 e0       	ldi	r31, 0x00	; 0
    1704:	80 81       	ld	r24, Z
    1706:	8f 77       	andi	r24, 0x7F	; 127
    1708:	8c 93       	st	X, r24
    170a:	2c c0       	rjmp	.+88     	; 0x1764 <Timer1_Init+0x23e>
		break;
		case OCRA_TOGGLE:
		SET_BIT(TCCR1A,COM1A0);
    170c:	af e4       	ldi	r26, 0x4F	; 79
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	ef e4       	ldi	r30, 0x4F	; 79
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	80 64       	ori	r24, 0x40	; 64
    1718:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    171a:	af e4       	ldi	r26, 0x4F	; 79
    171c:	b0 e0       	ldi	r27, 0x00	; 0
    171e:	ef e4       	ldi	r30, 0x4F	; 79
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	80 81       	ld	r24, Z
    1724:	8f 77       	andi	r24, 0x7F	; 127
    1726:	8c 93       	st	X, r24
    1728:	1d c0       	rjmp	.+58     	; 0x1764 <Timer1_Init+0x23e>
		break;
		case OCRA_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1A0);
    172a:	af e4       	ldi	r26, 0x4F	; 79
    172c:	b0 e0       	ldi	r27, 0x00	; 0
    172e:	ef e4       	ldi	r30, 0x4F	; 79
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	8f 7b       	andi	r24, 0xBF	; 191
    1736:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    1738:	af e4       	ldi	r26, 0x4F	; 79
    173a:	b0 e0       	ldi	r27, 0x00	; 0
    173c:	ef e4       	ldi	r30, 0x4F	; 79
    173e:	f0 e0       	ldi	r31, 0x00	; 0
    1740:	80 81       	ld	r24, Z
    1742:	80 68       	ori	r24, 0x80	; 128
    1744:	8c 93       	st	X, r24
    1746:	0e c0       	rjmp	.+28     	; 0x1764 <Timer1_Init+0x23e>
		break;
		case OCRA_INVERTING:
		SET_BIT(TCCR1A,COM1A0);
    1748:	af e4       	ldi	r26, 0x4F	; 79
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	ef e4       	ldi	r30, 0x4F	; 79
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	80 64       	ori	r24, 0x40	; 64
    1754:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    1756:	af e4       	ldi	r26, 0x4F	; 79
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	ef e4       	ldi	r30, 0x4F	; 79
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	80 68       	ori	r24, 0x80	; 128
    1762:	8c 93       	st	X, r24
		break;
	}
	switch (oc1b_mode)
    1764:	8c 81       	ldd	r24, Y+4	; 0x04
    1766:	28 2f       	mov	r18, r24
    1768:	30 e0       	ldi	r19, 0x00	; 0
    176a:	3e 83       	std	Y+6, r19	; 0x06
    176c:	2d 83       	std	Y+5, r18	; 0x05
    176e:	8d 81       	ldd	r24, Y+5	; 0x05
    1770:	9e 81       	ldd	r25, Y+6	; 0x06
    1772:	81 30       	cpi	r24, 0x01	; 1
    1774:	91 05       	cpc	r25, r1
    1776:	21 f1       	breq	.+72     	; 0x17c0 <Timer1_Init+0x29a>
    1778:	2d 81       	ldd	r18, Y+5	; 0x05
    177a:	3e 81       	ldd	r19, Y+6	; 0x06
    177c:	22 30       	cpi	r18, 0x02	; 2
    177e:	31 05       	cpc	r19, r1
    1780:	2c f4       	brge	.+10     	; 0x178c <Timer1_Init+0x266>
    1782:	8d 81       	ldd	r24, Y+5	; 0x05
    1784:	9e 81       	ldd	r25, Y+6	; 0x06
    1786:	00 97       	sbiw	r24, 0x00	; 0
    1788:	61 f0       	breq	.+24     	; 0x17a2 <Timer1_Init+0x27c>
    178a:	46 c0       	rjmp	.+140    	; 0x1818 <Timer1_Init+0x2f2>
    178c:	2d 81       	ldd	r18, Y+5	; 0x05
    178e:	3e 81       	ldd	r19, Y+6	; 0x06
    1790:	22 30       	cpi	r18, 0x02	; 2
    1792:	31 05       	cpc	r19, r1
    1794:	21 f1       	breq	.+72     	; 0x17de <Timer1_Init+0x2b8>
    1796:	8d 81       	ldd	r24, Y+5	; 0x05
    1798:	9e 81       	ldd	r25, Y+6	; 0x06
    179a:	83 30       	cpi	r24, 0x03	; 3
    179c:	91 05       	cpc	r25, r1
    179e:	71 f1       	breq	.+92     	; 0x17fc <Timer1_Init+0x2d6>
    17a0:	3b c0       	rjmp	.+118    	; 0x1818 <Timer1_Init+0x2f2>
	{
		case OCRB_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1B0);
    17a2:	af e4       	ldi	r26, 0x4F	; 79
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	ef e4       	ldi	r30, 0x4F	; 79
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	80 81       	ld	r24, Z
    17ac:	8f 7e       	andi	r24, 0xEF	; 239
    17ae:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    17b0:	af e4       	ldi	r26, 0x4F	; 79
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	ef e4       	ldi	r30, 0x4F	; 79
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	8f 7d       	andi	r24, 0xDF	; 223
    17bc:	8c 93       	st	X, r24
    17be:	2c c0       	rjmp	.+88     	; 0x1818 <Timer1_Init+0x2f2>
		break;
		case OCRB_TOGGLE:
		SET_BIT(TCCR1A,COM1B0);
    17c0:	af e4       	ldi	r26, 0x4F	; 79
    17c2:	b0 e0       	ldi	r27, 0x00	; 0
    17c4:	ef e4       	ldi	r30, 0x4F	; 79
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	80 81       	ld	r24, Z
    17ca:	80 61       	ori	r24, 0x10	; 16
    17cc:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    17ce:	af e4       	ldi	r26, 0x4F	; 79
    17d0:	b0 e0       	ldi	r27, 0x00	; 0
    17d2:	ef e4       	ldi	r30, 0x4F	; 79
    17d4:	f0 e0       	ldi	r31, 0x00	; 0
    17d6:	80 81       	ld	r24, Z
    17d8:	8f 7d       	andi	r24, 0xDF	; 223
    17da:	8c 93       	st	X, r24
    17dc:	1d c0       	rjmp	.+58     	; 0x1818 <Timer1_Init+0x2f2>
		break;
		case OCRB_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1B0);
    17de:	af e4       	ldi	r26, 0x4F	; 79
    17e0:	b0 e0       	ldi	r27, 0x00	; 0
    17e2:	ef e4       	ldi	r30, 0x4F	; 79
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	8f 7e       	andi	r24, 0xEF	; 239
    17ea:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    17ec:	af e4       	ldi	r26, 0x4F	; 79
    17ee:	b0 e0       	ldi	r27, 0x00	; 0
    17f0:	ef e4       	ldi	r30, 0x4F	; 79
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	80 81       	ld	r24, Z
    17f6:	80 62       	ori	r24, 0x20	; 32
    17f8:	8c 93       	st	X, r24
    17fa:	0e c0       	rjmp	.+28     	; 0x1818 <Timer1_Init+0x2f2>
		break;
		case OCRB_INVERTING:
		SET_BIT(TCCR1A,COM1B0);
    17fc:	af e4       	ldi	r26, 0x4F	; 79
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	ef e4       	ldi	r30, 0x4F	; 79
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	80 61       	ori	r24, 0x10	; 16
    1808:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    180a:	af e4       	ldi	r26, 0x4F	; 79
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	ef e4       	ldi	r30, 0x4F	; 79
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	80 62       	ori	r24, 0x20	; 32
    1816:	8c 93       	st	X, r24
		break;
	}
	
	
	TCCR1B&=0XF8;
    1818:	ae e4       	ldi	r26, 0x4E	; 78
    181a:	b0 e0       	ldi	r27, 0x00	; 0
    181c:	ee e4       	ldi	r30, 0x4E	; 78
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	80 81       	ld	r24, Z
    1822:	88 7f       	andi	r24, 0xF8	; 248
    1824:	8c 93       	st	X, r24
	TCCR1B|=scaler;
    1826:	ae e4       	ldi	r26, 0x4E	; 78
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	ee e4       	ldi	r30, 0x4E	; 78
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	90 81       	ld	r25, Z
    1830:	8a 81       	ldd	r24, Y+2	; 0x02
    1832:	89 2b       	or	r24, r25
    1834:	8c 93       	st	X, r24
scaler1_global=scaler;
    1836:	8a 81       	ldd	r24, Y+2	; 0x02
    1838:	80 93 cf 01 	sts	0x01CF, r24
}
    183c:	2a 96       	adiw	r28, 0x0a	; 10
    183e:	0f b6       	in	r0, 0x3f	; 63
    1840:	f8 94       	cli
    1842:	de bf       	out	0x3e, r29	; 62
    1844:	0f be       	out	0x3f, r0	; 63
    1846:	cd bf       	out	0x3d, r28	; 61
    1848:	cf 91       	pop	r28
    184a:	df 91       	pop	r29
    184c:	08 95       	ret

0000184e <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(ICU_Edge_t edge)
{
    184e:	df 93       	push	r29
    1850:	cf 93       	push	r28
    1852:	0f 92       	push	r0
    1854:	cd b7       	in	r28, 0x3d	; 61
    1856:	de b7       	in	r29, 0x3e	; 62
    1858:	89 83       	std	Y+1, r24	; 0x01
	if(edge==RISING)
    185a:	89 81       	ldd	r24, Y+1	; 0x01
    185c:	88 23       	and	r24, r24
    185e:	41 f4       	brne	.+16     	; 0x1870 <Timer1_InputCaptureEdge+0x22>
	SET_BIT(TCCR1B,ICES1);
    1860:	ae e4       	ldi	r26, 0x4E	; 78
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	ee e4       	ldi	r30, 0x4E	; 78
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	80 64       	ori	r24, 0x40	; 64
    186c:	8c 93       	st	X, r24
    186e:	0a c0       	rjmp	.+20     	; 0x1884 <Timer1_InputCaptureEdge+0x36>
	
	else if(edge==FALLING)
    1870:	89 81       	ldd	r24, Y+1	; 0x01
    1872:	81 30       	cpi	r24, 0x01	; 1
    1874:	39 f4       	brne	.+14     	; 0x1884 <Timer1_InputCaptureEdge+0x36>
	CLEAR_BIT(TCCR1B,ICES1);
    1876:	ae e4       	ldi	r26, 0x4E	; 78
    1878:	b0 e0       	ldi	r27, 0x00	; 0
    187a:	ee e4       	ldi	r30, 0x4E	; 78
    187c:	f0 e0       	ldi	r31, 0x00	; 0
    187e:	80 81       	ld	r24, Z
    1880:	8f 7b       	andi	r24, 0xBF	; 191
    1882:	8c 93       	st	X, r24

}
    1884:	0f 90       	pop	r0
    1886:	cf 91       	pop	r28
    1888:	df 91       	pop	r29
    188a:	08 95       	ret

0000188c <Timer1_reload>:

void Timer1_reload(uint16 Timer1_val){TCNT1=Timer1_val;}
    188c:	df 93       	push	r29
    188e:	cf 93       	push	r28
    1890:	00 d0       	rcall	.+0      	; 0x1892 <Timer1_reload+0x6>
    1892:	cd b7       	in	r28, 0x3d	; 61
    1894:	de b7       	in	r29, 0x3e	; 62
    1896:	9a 83       	std	Y+2, r25	; 0x02
    1898:	89 83       	std	Y+1, r24	; 0x01
    189a:	ec e4       	ldi	r30, 0x4C	; 76
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	89 81       	ldd	r24, Y+1	; 0x01
    18a0:	9a 81       	ldd	r25, Y+2	; 0x02
    18a2:	91 83       	std	Z+1, r25	; 0x01
    18a4:	80 83       	st	Z, r24
    18a6:	0f 90       	pop	r0
    18a8:	0f 90       	pop	r0
    18aa:	cf 91       	pop	r28
    18ac:	df 91       	pop	r29
    18ae:	08 95       	ret

000018b0 <Timer1_CompareA_reload>:
void Timer1_CompareA_reload(uint16 Timer1_compA_val){OCR1A=Timer1_compA_val;}
    18b0:	df 93       	push	r29
    18b2:	cf 93       	push	r28
    18b4:	00 d0       	rcall	.+0      	; 0x18b6 <Timer1_CompareA_reload+0x6>
    18b6:	cd b7       	in	r28, 0x3d	; 61
    18b8:	de b7       	in	r29, 0x3e	; 62
    18ba:	9a 83       	std	Y+2, r25	; 0x02
    18bc:	89 83       	std	Y+1, r24	; 0x01
    18be:	ea e4       	ldi	r30, 0x4A	; 74
    18c0:	f0 e0       	ldi	r31, 0x00	; 0
    18c2:	89 81       	ldd	r24, Y+1	; 0x01
    18c4:	9a 81       	ldd	r25, Y+2	; 0x02
    18c6:	91 83       	std	Z+1, r25	; 0x01
    18c8:	80 83       	st	Z, r24
    18ca:	0f 90       	pop	r0
    18cc:	0f 90       	pop	r0
    18ce:	cf 91       	pop	r28
    18d0:	df 91       	pop	r29
    18d2:	08 95       	ret

000018d4 <Timer1_CompareB_reload>:
void Timer1_CompareB_reload(uint16 Timer1_compB_val){OCR1B=Timer1_compB_val;}
    18d4:	df 93       	push	r29
    18d6:	cf 93       	push	r28
    18d8:	00 d0       	rcall	.+0      	; 0x18da <Timer1_CompareB_reload+0x6>
    18da:	cd b7       	in	r28, 0x3d	; 61
    18dc:	de b7       	in	r29, 0x3e	; 62
    18de:	9a 83       	std	Y+2, r25	; 0x02
    18e0:	89 83       	std	Y+1, r24	; 0x01
    18e2:	e8 e4       	ldi	r30, 0x48	; 72
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	89 81       	ldd	r24, Y+1	; 0x01
    18e8:	9a 81       	ldd	r25, Y+2	; 0x02
    18ea:	91 83       	std	Z+1, r25	; 0x01
    18ec:	80 83       	st	Z, r24
    18ee:	0f 90       	pop	r0
    18f0:	0f 90       	pop	r0
    18f2:	cf 91       	pop	r28
    18f4:	df 91       	pop	r29
    18f6:	08 95       	ret

000018f8 <Timer1_ICU_reload>:
void Timer1_ICU_reload(uint16 Timer1_ICU_val){ICR1=Timer1_ICU_val;}
    18f8:	df 93       	push	r29
    18fa:	cf 93       	push	r28
    18fc:	00 d0       	rcall	.+0      	; 0x18fe <Timer1_ICU_reload+0x6>
    18fe:	cd b7       	in	r28, 0x3d	; 61
    1900:	de b7       	in	r29, 0x3e	; 62
    1902:	9a 83       	std	Y+2, r25	; 0x02
    1904:	89 83       	std	Y+1, r24	; 0x01
    1906:	e6 e4       	ldi	r30, 0x46	; 70
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	89 81       	ldd	r24, Y+1	; 0x01
    190c:	9a 81       	ldd	r25, Y+2	; 0x02
    190e:	91 83       	std	Z+1, r25	; 0x01
    1910:	80 83       	st	Z, r24
    1912:	0f 90       	pop	r0
    1914:	0f 90       	pop	r0
    1916:	cf 91       	pop	r28
    1918:	df 91       	pop	r29
    191a:	08 95       	ret

0000191c <Get_Current_Timer1>:
uint16 Get_Current_Timer1(){return TCNT1;}
    191c:	df 93       	push	r29
    191e:	cf 93       	push	r28
    1920:	cd b7       	in	r28, 0x3d	; 61
    1922:	de b7       	in	r29, 0x3e	; 62
    1924:	ec e4       	ldi	r30, 0x4C	; 76
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	80 81       	ld	r24, Z
    192a:	91 81       	ldd	r25, Z+1	; 0x01
    192c:	cf 91       	pop	r28
    192e:	df 91       	pop	r29
    1930:	08 95       	ret

00001932 <Timer1_Stop>:
void Timer1_Stop()
{
    1932:	df 93       	push	r29
    1934:	cf 93       	push	r28
    1936:	cd b7       	in	r28, 0x3d	; 61
    1938:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR1B,TIM_STOP);
    193a:	ae e4       	ldi	r26, 0x4E	; 78
    193c:	b0 e0       	ldi	r27, 0x00	; 0
    193e:	ee e4       	ldi	r30, 0x4E	; 78
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	88 7f       	andi	r24, 0xF8	; 248
    1946:	8c 93       	st	X, r24
}
    1948:	cf 91       	pop	r28
    194a:	df 91       	pop	r29
    194c:	08 95       	ret

0000194e <timer1_restart>:
void timer1_restart()
{
    194e:	df 93       	push	r29
    1950:	cf 93       	push	r28
    1952:	cd b7       	in	r28, 0x3d	; 61
    1954:	de b7       	in	r29, 0x3e	; 62
	Timer1_Stop();
    1956:	0e 94 99 0c 	call	0x1932	; 0x1932 <Timer1_Stop>
	TCCR1B|=scaler1_global;
    195a:	ae e4       	ldi	r26, 0x4E	; 78
    195c:	b0 e0       	ldi	r27, 0x00	; 0
    195e:	ee e4       	ldi	r30, 0x4E	; 78
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	90 81       	ld	r25, Z
    1964:	80 91 cf 01 	lds	r24, 0x01CF
    1968:	89 2b       	or	r24, r25
    196a:	8c 93       	st	X, r24
}
    196c:	cf 91       	pop	r28
    196e:	df 91       	pop	r29
    1970:	08 95       	ret

00001972 <Timer1_ICU_InterruptEnable>:
/****************************Timer  Interrupt functions**************************************/

void Timer1_ICU_InterruptEnable(void)
{
    1972:	df 93       	push	r29
    1974:	cf 93       	push	r28
    1976:	cd b7       	in	r28, 0x3d	; 61
    1978:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TICIE1);
    197a:	a9 e5       	ldi	r26, 0x59	; 89
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e9 e5       	ldi	r30, 0x59	; 89
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	80 62       	ori	r24, 0x20	; 32
    1986:	8c 93       	st	X, r24
}
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	08 95       	ret

0000198e <Timer1_ICU_InterruptDisable>:
void Timer1_ICU_InterruptDisable(void)
{
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	cd b7       	in	r28, 0x3d	; 61
    1994:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TICIE1);
    1996:	a9 e5       	ldi	r26, 0x59	; 89
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	e9 e5       	ldi	r30, 0x59	; 89
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	8f 7d       	andi	r24, 0xDF	; 223
    19a2:	8c 93       	st	X, r24
}
    19a4:	cf 91       	pop	r28
    19a6:	df 91       	pop	r29
    19a8:	08 95       	ret

000019aa <Timer1_OVF_InterruptEnable>:
void Timer1_OVF_InterruptEnable(void)
{
    19aa:	df 93       	push	r29
    19ac:	cf 93       	push	r28
    19ae:	cd b7       	in	r28, 0x3d	; 61
    19b0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE1);
    19b2:	a9 e5       	ldi	r26, 0x59	; 89
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	e9 e5       	ldi	r30, 0x59	; 89
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	84 60       	ori	r24, 0x04	; 4
    19be:	8c 93       	st	X, r24
}
    19c0:	cf 91       	pop	r28
    19c2:	df 91       	pop	r29
    19c4:	08 95       	ret

000019c6 <Timer1_OVF_InterruptDisable>:
void Timer1_OVF_InterruptDisable(void)
{
    19c6:	df 93       	push	r29
    19c8:	cf 93       	push	r28
    19ca:	cd b7       	in	r28, 0x3d	; 61
    19cc:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE1);
    19ce:	a9 e5       	ldi	r26, 0x59	; 89
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	e9 e5       	ldi	r30, 0x59	; 89
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	8b 7f       	andi	r24, 0xFB	; 251
    19da:	8c 93       	st	X, r24
}
    19dc:	cf 91       	pop	r28
    19de:	df 91       	pop	r29
    19e0:	08 95       	ret

000019e2 <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
    19e2:	df 93       	push	r29
    19e4:	cf 93       	push	r28
    19e6:	cd b7       	in	r28, 0x3d	; 61
    19e8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1A);
    19ea:	a9 e5       	ldi	r26, 0x59	; 89
    19ec:	b0 e0       	ldi	r27, 0x00	; 0
    19ee:	e9 e5       	ldi	r30, 0x59	; 89
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	80 81       	ld	r24, Z
    19f4:	80 61       	ori	r24, 0x10	; 16
    19f6:	8c 93       	st	X, r24
}
    19f8:	cf 91       	pop	r28
    19fa:	df 91       	pop	r29
    19fc:	08 95       	ret

000019fe <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
    19fe:	df 93       	push	r29
    1a00:	cf 93       	push	r28
    1a02:	cd b7       	in	r28, 0x3d	; 61
    1a04:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1A);
    1a06:	a9 e5       	ldi	r26, 0x59	; 89
    1a08:	b0 e0       	ldi	r27, 0x00	; 0
    1a0a:	e9 e5       	ldi	r30, 0x59	; 89
    1a0c:	f0 e0       	ldi	r31, 0x00	; 0
    1a0e:	80 81       	ld	r24, Z
    1a10:	8f 7e       	andi	r24, 0xEF	; 239
    1a12:	8c 93       	st	X, r24
}
    1a14:	cf 91       	pop	r28
    1a16:	df 91       	pop	r29
    1a18:	08 95       	ret

00001a1a <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
    1a1a:	df 93       	push	r29
    1a1c:	cf 93       	push	r28
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1B);
    1a22:	a9 e5       	ldi	r26, 0x59	; 89
    1a24:	b0 e0       	ldi	r27, 0x00	; 0
    1a26:	e9 e5       	ldi	r30, 0x59	; 89
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	80 81       	ld	r24, Z
    1a2c:	88 60       	ori	r24, 0x08	; 8
    1a2e:	8c 93       	st	X, r24
}
    1a30:	cf 91       	pop	r28
    1a32:	df 91       	pop	r29
    1a34:	08 95       	ret

00001a36 <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
    1a36:	df 93       	push	r29
    1a38:	cf 93       	push	r28
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1B);
    1a3e:	a9 e5       	ldi	r26, 0x59	; 89
    1a40:	b0 e0       	ldi	r27, 0x00	; 0
    1a42:	e9 e5       	ldi	r30, 0x59	; 89
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	80 81       	ld	r24, Z
    1a48:	87 7f       	andi	r24, 0xF7	; 247
    1a4a:	8c 93       	st	X, r24
}
    1a4c:	cf 91       	pop	r28
    1a4e:	df 91       	pop	r29
    1a50:	08 95       	ret

00001a52 <Timer1_OVF_SetCallBack>:

/*********************************Timer 1 Call Back functions*****************************************/
//Timer1_OVF_SetCallBack
void Timer1_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1a52:	df 93       	push	r29
    1a54:	cf 93       	push	r28
    1a56:	00 d0       	rcall	.+0      	; 0x1a58 <Timer1_OVF_SetCallBack+0x6>
    1a58:	cd b7       	in	r28, 0x3d	; 61
    1a5a:	de b7       	in	r29, 0x3e	; 62
    1a5c:	9a 83       	std	Y+2, r25	; 0x02
    1a5e:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OVF_Fptr=LocalFptr;
    1a60:	89 81       	ldd	r24, Y+1	; 0x01
    1a62:	9a 81       	ldd	r25, Y+2	; 0x02
    1a64:	90 93 d5 01 	sts	0x01D5, r25
    1a68:	80 93 d4 01 	sts	0x01D4, r24
}
    1a6c:	0f 90       	pop	r0
    1a6e:	0f 90       	pop	r0
    1a70:	cf 91       	pop	r28
    1a72:	df 91       	pop	r29
    1a74:	08 95       	ret

00001a76 <Timer1_OCA_SetCallBack>:
void Timer1_OCA_SetCallBack(void(*LocalFptr)(void))
{
    1a76:	df 93       	push	r29
    1a78:	cf 93       	push	r28
    1a7a:	00 d0       	rcall	.+0      	; 0x1a7c <Timer1_OCA_SetCallBack+0x6>
    1a7c:	cd b7       	in	r28, 0x3d	; 61
    1a7e:	de b7       	in	r29, 0x3e	; 62
    1a80:	9a 83       	std	Y+2, r25	; 0x02
    1a82:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCA_Fptr=LocalFptr;
    1a84:	89 81       	ldd	r24, Y+1	; 0x01
    1a86:	9a 81       	ldd	r25, Y+2	; 0x02
    1a88:	90 93 d7 01 	sts	0x01D7, r25
    1a8c:	80 93 d6 01 	sts	0x01D6, r24
}
    1a90:	0f 90       	pop	r0
    1a92:	0f 90       	pop	r0
    1a94:	cf 91       	pop	r28
    1a96:	df 91       	pop	r29
    1a98:	08 95       	ret

00001a9a <Timer1_OCB_SetCallBack>:
void Timer1_OCB_SetCallBack(void(*LocalFptr)(void))
{
    1a9a:	df 93       	push	r29
    1a9c:	cf 93       	push	r28
    1a9e:	00 d0       	rcall	.+0      	; 0x1aa0 <Timer1_OCB_SetCallBack+0x6>
    1aa0:	cd b7       	in	r28, 0x3d	; 61
    1aa2:	de b7       	in	r29, 0x3e	; 62
    1aa4:	9a 83       	std	Y+2, r25	; 0x02
    1aa6:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCB_Fptr=LocalFptr;
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    1aac:	90 93 d9 01 	sts	0x01D9, r25
    1ab0:	80 93 d8 01 	sts	0x01D8, r24
}
    1ab4:	0f 90       	pop	r0
    1ab6:	0f 90       	pop	r0
    1ab8:	cf 91       	pop	r28
    1aba:	df 91       	pop	r29
    1abc:	08 95       	ret

00001abe <Timer1_ICU_SetCallBack>:
void Timer1_ICU_SetCallBack(void(*LocalFptr)(void))
{
    1abe:	df 93       	push	r29
    1ac0:	cf 93       	push	r28
    1ac2:	00 d0       	rcall	.+0      	; 0x1ac4 <Timer1_ICU_SetCallBack+0x6>
    1ac4:	cd b7       	in	r28, 0x3d	; 61
    1ac6:	de b7       	in	r29, 0x3e	; 62
    1ac8:	9a 83       	std	Y+2, r25	; 0x02
    1aca:	89 83       	std	Y+1, r24	; 0x01
	Timer1_ICU_Fptr=LocalFptr;
    1acc:	89 81       	ldd	r24, Y+1	; 0x01
    1ace:	9a 81       	ldd	r25, Y+2	; 0x02
    1ad0:	90 93 db 01 	sts	0x01DB, r25
    1ad4:	80 93 da 01 	sts	0x01DA, r24
}
    1ad8:	0f 90       	pop	r0
    1ada:	0f 90       	pop	r0
    1adc:	cf 91       	pop	r28
    1ade:	df 91       	pop	r29
    1ae0:	08 95       	ret

00001ae2 <__vector_11>:


/*********************************Timer 1 ISR functions*********************************************/
ISR(TIMER0_OVF_vect)
{
    1ae2:	1f 92       	push	r1
    1ae4:	0f 92       	push	r0
    1ae6:	0f b6       	in	r0, 0x3f	; 63
    1ae8:	0f 92       	push	r0
    1aea:	11 24       	eor	r1, r1
    1aec:	2f 93       	push	r18
    1aee:	3f 93       	push	r19
    1af0:	4f 93       	push	r20
    1af2:	5f 93       	push	r21
    1af4:	6f 93       	push	r22
    1af6:	7f 93       	push	r23
    1af8:	8f 93       	push	r24
    1afa:	9f 93       	push	r25
    1afc:	af 93       	push	r26
    1afe:	bf 93       	push	r27
    1b00:	ef 93       	push	r30
    1b02:	ff 93       	push	r31
    1b04:	df 93       	push	r29
    1b06:	cf 93       	push	r28
    1b08:	cd b7       	in	r28, 0x3d	; 61
    1b0a:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_OVF_Fptr!=NULLPTR)
    1b0c:	80 91 d0 01 	lds	r24, 0x01D0
    1b10:	90 91 d1 01 	lds	r25, 0x01D1
    1b14:	00 97       	sbiw	r24, 0x00	; 0
    1b16:	29 f0       	breq	.+10     	; 0x1b22 <__vector_11+0x40>
	{
		TIMER0_OVF_Fptr();
    1b18:	e0 91 d0 01 	lds	r30, 0x01D0
    1b1c:	f0 91 d1 01 	lds	r31, 0x01D1
    1b20:	09 95       	icall
	}
}
    1b22:	cf 91       	pop	r28
    1b24:	df 91       	pop	r29
    1b26:	ff 91       	pop	r31
    1b28:	ef 91       	pop	r30
    1b2a:	bf 91       	pop	r27
    1b2c:	af 91       	pop	r26
    1b2e:	9f 91       	pop	r25
    1b30:	8f 91       	pop	r24
    1b32:	7f 91       	pop	r23
    1b34:	6f 91       	pop	r22
    1b36:	5f 91       	pop	r21
    1b38:	4f 91       	pop	r20
    1b3a:	3f 91       	pop	r19
    1b3c:	2f 91       	pop	r18
    1b3e:	0f 90       	pop	r0
    1b40:	0f be       	out	0x3f, r0	; 63
    1b42:	0f 90       	pop	r0
    1b44:	1f 90       	pop	r1
    1b46:	18 95       	reti

00001b48 <__vector_10>:
ISR(TIMER0_COMP_vect)
{
    1b48:	1f 92       	push	r1
    1b4a:	0f 92       	push	r0
    1b4c:	0f b6       	in	r0, 0x3f	; 63
    1b4e:	0f 92       	push	r0
    1b50:	11 24       	eor	r1, r1
    1b52:	2f 93       	push	r18
    1b54:	3f 93       	push	r19
    1b56:	4f 93       	push	r20
    1b58:	5f 93       	push	r21
    1b5a:	6f 93       	push	r22
    1b5c:	7f 93       	push	r23
    1b5e:	8f 93       	push	r24
    1b60:	9f 93       	push	r25
    1b62:	af 93       	push	r26
    1b64:	bf 93       	push	r27
    1b66:	ef 93       	push	r30
    1b68:	ff 93       	push	r31
    1b6a:	df 93       	push	r29
    1b6c:	cf 93       	push	r28
    1b6e:	cd b7       	in	r28, 0x3d	; 61
    1b70:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_CMP_Fptr!=NULLPTR)
    1b72:	80 91 d2 01 	lds	r24, 0x01D2
    1b76:	90 91 d3 01 	lds	r25, 0x01D3
    1b7a:	00 97       	sbiw	r24, 0x00	; 0
    1b7c:	29 f0       	breq	.+10     	; 0x1b88 <__vector_10+0x40>
	{
		TIMER0_CMP_Fptr();
    1b7e:	e0 91 d2 01 	lds	r30, 0x01D2
    1b82:	f0 91 d3 01 	lds	r31, 0x01D3
    1b86:	09 95       	icall
	}
}
    1b88:	cf 91       	pop	r28
    1b8a:	df 91       	pop	r29
    1b8c:	ff 91       	pop	r31
    1b8e:	ef 91       	pop	r30
    1b90:	bf 91       	pop	r27
    1b92:	af 91       	pop	r26
    1b94:	9f 91       	pop	r25
    1b96:	8f 91       	pop	r24
    1b98:	7f 91       	pop	r23
    1b9a:	6f 91       	pop	r22
    1b9c:	5f 91       	pop	r21
    1b9e:	4f 91       	pop	r20
    1ba0:	3f 91       	pop	r19
    1ba2:	2f 91       	pop	r18
    1ba4:	0f 90       	pop	r0
    1ba6:	0f be       	out	0x3f, r0	; 63
    1ba8:	0f 90       	pop	r0
    1baa:	1f 90       	pop	r1
    1bac:	18 95       	reti

00001bae <__vector_9>:

ISR(TIMER1_OVF_vect)
{
    1bae:	1f 92       	push	r1
    1bb0:	0f 92       	push	r0
    1bb2:	0f b6       	in	r0, 0x3f	; 63
    1bb4:	0f 92       	push	r0
    1bb6:	11 24       	eor	r1, r1
    1bb8:	2f 93       	push	r18
    1bba:	3f 93       	push	r19
    1bbc:	4f 93       	push	r20
    1bbe:	5f 93       	push	r21
    1bc0:	6f 93       	push	r22
    1bc2:	7f 93       	push	r23
    1bc4:	8f 93       	push	r24
    1bc6:	9f 93       	push	r25
    1bc8:	af 93       	push	r26
    1bca:	bf 93       	push	r27
    1bcc:	ef 93       	push	r30
    1bce:	ff 93       	push	r31
    1bd0:	df 93       	push	r29
    1bd2:	cf 93       	push	r28
    1bd4:	cd b7       	in	r28, 0x3d	; 61
    1bd6:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OVF_Fptr!=NULLPTR)
    1bd8:	80 91 d4 01 	lds	r24, 0x01D4
    1bdc:	90 91 d5 01 	lds	r25, 0x01D5
    1be0:	00 97       	sbiw	r24, 0x00	; 0
    1be2:	29 f0       	breq	.+10     	; 0x1bee <__vector_9+0x40>
	{
		Timer1_OVF_Fptr();
    1be4:	e0 91 d4 01 	lds	r30, 0x01D4
    1be8:	f0 91 d5 01 	lds	r31, 0x01D5
    1bec:	09 95       	icall
	}
}
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	ff 91       	pop	r31
    1bf4:	ef 91       	pop	r30
    1bf6:	bf 91       	pop	r27
    1bf8:	af 91       	pop	r26
    1bfa:	9f 91       	pop	r25
    1bfc:	8f 91       	pop	r24
    1bfe:	7f 91       	pop	r23
    1c00:	6f 91       	pop	r22
    1c02:	5f 91       	pop	r21
    1c04:	4f 91       	pop	r20
    1c06:	3f 91       	pop	r19
    1c08:	2f 91       	pop	r18
    1c0a:	0f 90       	pop	r0
    1c0c:	0f be       	out	0x3f, r0	; 63
    1c0e:	0f 90       	pop	r0
    1c10:	1f 90       	pop	r1
    1c12:	18 95       	reti

00001c14 <__vector_7>:
ISR(TIMER1_COMPA_vect)
{
    1c14:	1f 92       	push	r1
    1c16:	0f 92       	push	r0
    1c18:	0f b6       	in	r0, 0x3f	; 63
    1c1a:	0f 92       	push	r0
    1c1c:	11 24       	eor	r1, r1
    1c1e:	2f 93       	push	r18
    1c20:	3f 93       	push	r19
    1c22:	4f 93       	push	r20
    1c24:	5f 93       	push	r21
    1c26:	6f 93       	push	r22
    1c28:	7f 93       	push	r23
    1c2a:	8f 93       	push	r24
    1c2c:	9f 93       	push	r25
    1c2e:	af 93       	push	r26
    1c30:	bf 93       	push	r27
    1c32:	ef 93       	push	r30
    1c34:	ff 93       	push	r31
    1c36:	df 93       	push	r29
    1c38:	cf 93       	push	r28
    1c3a:	cd b7       	in	r28, 0x3d	; 61
    1c3c:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCA_Fptr!=NULLPTR)
    1c3e:	80 91 d6 01 	lds	r24, 0x01D6
    1c42:	90 91 d7 01 	lds	r25, 0x01D7
    1c46:	00 97       	sbiw	r24, 0x00	; 0
    1c48:	29 f0       	breq	.+10     	; 0x1c54 <__vector_7+0x40>
	{
		Timer1_OCA_Fptr();
    1c4a:	e0 91 d6 01 	lds	r30, 0x01D6
    1c4e:	f0 91 d7 01 	lds	r31, 0x01D7
    1c52:	09 95       	icall
	}
}
    1c54:	cf 91       	pop	r28
    1c56:	df 91       	pop	r29
    1c58:	ff 91       	pop	r31
    1c5a:	ef 91       	pop	r30
    1c5c:	bf 91       	pop	r27
    1c5e:	af 91       	pop	r26
    1c60:	9f 91       	pop	r25
    1c62:	8f 91       	pop	r24
    1c64:	7f 91       	pop	r23
    1c66:	6f 91       	pop	r22
    1c68:	5f 91       	pop	r21
    1c6a:	4f 91       	pop	r20
    1c6c:	3f 91       	pop	r19
    1c6e:	2f 91       	pop	r18
    1c70:	0f 90       	pop	r0
    1c72:	0f be       	out	0x3f, r0	; 63
    1c74:	0f 90       	pop	r0
    1c76:	1f 90       	pop	r1
    1c78:	18 95       	reti

00001c7a <__vector_8>:
ISR(TIMER1_COMPB_vect)
{
    1c7a:	1f 92       	push	r1
    1c7c:	0f 92       	push	r0
    1c7e:	0f b6       	in	r0, 0x3f	; 63
    1c80:	0f 92       	push	r0
    1c82:	11 24       	eor	r1, r1
    1c84:	2f 93       	push	r18
    1c86:	3f 93       	push	r19
    1c88:	4f 93       	push	r20
    1c8a:	5f 93       	push	r21
    1c8c:	6f 93       	push	r22
    1c8e:	7f 93       	push	r23
    1c90:	8f 93       	push	r24
    1c92:	9f 93       	push	r25
    1c94:	af 93       	push	r26
    1c96:	bf 93       	push	r27
    1c98:	ef 93       	push	r30
    1c9a:	ff 93       	push	r31
    1c9c:	df 93       	push	r29
    1c9e:	cf 93       	push	r28
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCB_Fptr!=NULLPTR)
    1ca4:	80 91 d8 01 	lds	r24, 0x01D8
    1ca8:	90 91 d9 01 	lds	r25, 0x01D9
    1cac:	00 97       	sbiw	r24, 0x00	; 0
    1cae:	29 f0       	breq	.+10     	; 0x1cba <__vector_8+0x40>
	{
		Timer1_OCB_Fptr();
    1cb0:	e0 91 d8 01 	lds	r30, 0x01D8
    1cb4:	f0 91 d9 01 	lds	r31, 0x01D9
    1cb8:	09 95       	icall
	}
}
    1cba:	cf 91       	pop	r28
    1cbc:	df 91       	pop	r29
    1cbe:	ff 91       	pop	r31
    1cc0:	ef 91       	pop	r30
    1cc2:	bf 91       	pop	r27
    1cc4:	af 91       	pop	r26
    1cc6:	9f 91       	pop	r25
    1cc8:	8f 91       	pop	r24
    1cca:	7f 91       	pop	r23
    1ccc:	6f 91       	pop	r22
    1cce:	5f 91       	pop	r21
    1cd0:	4f 91       	pop	r20
    1cd2:	3f 91       	pop	r19
    1cd4:	2f 91       	pop	r18
    1cd6:	0f 90       	pop	r0
    1cd8:	0f be       	out	0x3f, r0	; 63
    1cda:	0f 90       	pop	r0
    1cdc:	1f 90       	pop	r1
    1cde:	18 95       	reti

00001ce0 <__vector_6>:
ISR(TIMER1_CAPT_vect)
{
    1ce0:	1f 92       	push	r1
    1ce2:	0f 92       	push	r0
    1ce4:	0f b6       	in	r0, 0x3f	; 63
    1ce6:	0f 92       	push	r0
    1ce8:	11 24       	eor	r1, r1
    1cea:	2f 93       	push	r18
    1cec:	3f 93       	push	r19
    1cee:	4f 93       	push	r20
    1cf0:	5f 93       	push	r21
    1cf2:	6f 93       	push	r22
    1cf4:	7f 93       	push	r23
    1cf6:	8f 93       	push	r24
    1cf8:	9f 93       	push	r25
    1cfa:	af 93       	push	r26
    1cfc:	bf 93       	push	r27
    1cfe:	ef 93       	push	r30
    1d00:	ff 93       	push	r31
    1d02:	df 93       	push	r29
    1d04:	cf 93       	push	r28
    1d06:	cd b7       	in	r28, 0x3d	; 61
    1d08:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_ICU_Fptr!=NULLPTR)
    1d0a:	80 91 da 01 	lds	r24, 0x01DA
    1d0e:	90 91 db 01 	lds	r25, 0x01DB
    1d12:	00 97       	sbiw	r24, 0x00	; 0
    1d14:	29 f0       	breq	.+10     	; 0x1d20 <__vector_6+0x40>
	{
		Timer1_ICU_Fptr();
    1d16:	e0 91 da 01 	lds	r30, 0x01DA
    1d1a:	f0 91 db 01 	lds	r31, 0x01DB
    1d1e:	09 95       	icall
	}
}
    1d20:	cf 91       	pop	r28
    1d22:	df 91       	pop	r29
    1d24:	ff 91       	pop	r31
    1d26:	ef 91       	pop	r30
    1d28:	bf 91       	pop	r27
    1d2a:	af 91       	pop	r26
    1d2c:	9f 91       	pop	r25
    1d2e:	8f 91       	pop	r24
    1d30:	7f 91       	pop	r23
    1d32:	6f 91       	pop	r22
    1d34:	5f 91       	pop	r21
    1d36:	4f 91       	pop	r20
    1d38:	3f 91       	pop	r19
    1d3a:	2f 91       	pop	r18
    1d3c:	0f 90       	pop	r0
    1d3e:	0f be       	out	0x3f, r0	; 63
    1d40:	0f 90       	pop	r0
    1d42:	1f 90       	pop	r1
    1d44:	18 95       	reti

00001d46 <PWM_Init>:

/*****************************************************************************************/

/**********************************************PWM*********************************************************/
void PWM_Init(void)
{
    1d46:	df 93       	push	r29
    1d48:	cf 93       	push	r28
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62
	
	Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_DISCONNECTED);
    1d4e:	83 e0       	ldi	r24, 0x03	; 3
    1d50:	62 e0       	ldi	r22, 0x02	; 2
    1d52:	42 e0       	ldi	r20, 0x02	; 2
    1d54:	20 e0       	ldi	r18, 0x00	; 0
    1d56:	0e 94 93 0a 	call	0x1526	; 0x1526 <Timer1_Init>
	
}
    1d5a:	cf 91       	pop	r28
    1d5c:	df 91       	pop	r29
    1d5e:	08 95       	ret

00001d60 <PWM_Freq_KHZ_>:

void PWM_Freq_KHZ_(uint16 freq)
{
    1d60:	df 93       	push	r29
    1d62:	cf 93       	push	r28
    1d64:	00 d0       	rcall	.+0      	; 0x1d66 <PWM_Freq_KHZ_+0x6>
    1d66:	00 d0       	rcall	.+0      	; 0x1d68 <PWM_Freq_KHZ_+0x8>
    1d68:	cd b7       	in	r28, 0x3d	; 61
    1d6a:	de b7       	in	r29, 0x3e	; 62
    1d6c:	9c 83       	std	Y+4, r25	; 0x04
    1d6e:	8b 83       	std	Y+3, r24	; 0x03
	#if defined(F_CPU)&& (F_CPU==8000000)
	if (freq==0)
    1d70:	8b 81       	ldd	r24, Y+3	; 0x03
    1d72:	9c 81       	ldd	r25, Y+4	; 0x04
    1d74:	00 97       	sbiw	r24, 0x00	; 0
    1d76:	d1 f4       	brne	.+52     	; 0x1dac <PWM_Freq_KHZ_+0x4c>
	{
		uint16 Ttotal=1000/freq;
    1d78:	88 ee       	ldi	r24, 0xE8	; 232
    1d7a:	93 e0       	ldi	r25, 0x03	; 3
    1d7c:	2b 81       	ldd	r18, Y+3	; 0x03
    1d7e:	3c 81       	ldd	r19, Y+4	; 0x04
    1d80:	b9 01       	movw	r22, r18
    1d82:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    1d86:	cb 01       	movw	r24, r22
    1d88:	9a 83       	std	Y+2, r25	; 0x02
    1d8a:	89 83       	std	Y+1, r24	; 0x01
		if (Ttotal>=1)
    1d8c:	89 81       	ldd	r24, Y+1	; 0x01
    1d8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d90:	00 97       	sbiw	r24, 0x00	; 0
    1d92:	41 f0       	breq	.+16     	; 0x1da4 <PWM_Freq_KHZ_+0x44>
		{
			ICR1=Ttotal-1;
    1d94:	e6 e4       	ldi	r30, 0x46	; 70
    1d96:	f0 e0       	ldi	r31, 0x00	; 0
    1d98:	89 81       	ldd	r24, Y+1	; 0x01
    1d9a:	9a 81       	ldd	r25, Y+2	; 0x02
    1d9c:	01 97       	sbiw	r24, 0x01	; 1
    1d9e:	91 83       	std	Z+1, r25	; 0x01
    1da0:	80 83       	st	Z, r24
    1da2:	04 c0       	rjmp	.+8      	; 0x1dac <PWM_Freq_KHZ_+0x4c>
		}
		else ICR1=0;
    1da4:	e6 e4       	ldi	r30, 0x46	; 70
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	11 82       	std	Z+1, r1	; 0x01
    1daa:	10 82       	st	Z, r1
		
	}
	#else
			#warning "FCPU MUST TO BE 8 MHZ"
			#endif
}
    1dac:	0f 90       	pop	r0
    1dae:	0f 90       	pop	r0
    1db0:	0f 90       	pop	r0
    1db2:	0f 90       	pop	r0
    1db4:	cf 91       	pop	r28
    1db6:	df 91       	pop	r29
    1db8:	08 95       	ret

00001dba <PWM_Freq_HZ>:
void PWM_Freq_HZ(uint16 freq)
{
    1dba:	df 93       	push	r29
    1dbc:	cf 93       	push	r28
    1dbe:	00 d0       	rcall	.+0      	; 0x1dc0 <PWM_Freq_HZ+0x6>
    1dc0:	00 d0       	rcall	.+0      	; 0x1dc2 <PWM_Freq_HZ+0x8>
    1dc2:	cd b7       	in	r28, 0x3d	; 61
    1dc4:	de b7       	in	r29, 0x3e	; 62
    1dc6:	9c 83       	std	Y+4, r25	; 0x04
    1dc8:	8b 83       	std	Y+3, r24	; 0x03
	#if defined(F_CPU)&& (F_CPU==8000000)
	if (freq==0)
    1dca:	8b 81       	ldd	r24, Y+3	; 0x03
    1dcc:	9c 81       	ldd	r25, Y+4	; 0x04
    1dce:	00 97       	sbiw	r24, 0x00	; 0
    1dd0:	09 f5       	brne	.+66     	; 0x1e14 <PWM_Freq_HZ+0x5a>
	{
		uint16 Ttotal=(uint32)1000000/freq;
    1dd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd4:	9c 81       	ldd	r25, Y+4	; 0x04
    1dd6:	9c 01       	movw	r18, r24
    1dd8:	40 e0       	ldi	r20, 0x00	; 0
    1dda:	50 e0       	ldi	r21, 0x00	; 0
    1ddc:	80 e4       	ldi	r24, 0x40	; 64
    1dde:	92 e4       	ldi	r25, 0x42	; 66
    1de0:	af e0       	ldi	r26, 0x0F	; 15
    1de2:	b0 e0       	ldi	r27, 0x00	; 0
    1de4:	bc 01       	movw	r22, r24
    1de6:	cd 01       	movw	r24, r26
    1de8:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    1dec:	da 01       	movw	r26, r20
    1dee:	c9 01       	movw	r24, r18
    1df0:	9a 83       	std	Y+2, r25	; 0x02
    1df2:	89 83       	std	Y+1, r24	; 0x01
		if (Ttotal>=1)
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	9a 81       	ldd	r25, Y+2	; 0x02
    1df8:	00 97       	sbiw	r24, 0x00	; 0
    1dfa:	41 f0       	breq	.+16     	; 0x1e0c <PWM_Freq_HZ+0x52>
		{
			ICR1=Ttotal-1;
    1dfc:	e6 e4       	ldi	r30, 0x46	; 70
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	9a 81       	ldd	r25, Y+2	; 0x02
    1e04:	01 97       	sbiw	r24, 0x01	; 1
    1e06:	91 83       	std	Z+1, r25	; 0x01
    1e08:	80 83       	st	Z, r24
    1e0a:	04 c0       	rjmp	.+8      	; 0x1e14 <PWM_Freq_HZ+0x5a>
		}
		else ICR1=0;
    1e0c:	e6 e4       	ldi	r30, 0x46	; 70
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	11 82       	std	Z+1, r1	; 0x01
    1e12:	10 82       	st	Z, r1
	#else
		#warning "FCPU MUST TO BE 8 MHZ"
#endif


}
    1e14:	0f 90       	pop	r0
    1e16:	0f 90       	pop	r0
    1e18:	0f 90       	pop	r0
    1e1a:	0f 90       	pop	r0
    1e1c:	cf 91       	pop	r28
    1e1e:	df 91       	pop	r29
    1e20:	08 95       	ret

00001e22 <PWM_Duty>:
void PWM_Duty(uint16 duty)
{
    1e22:	ef 92       	push	r14
    1e24:	ff 92       	push	r15
    1e26:	0f 93       	push	r16
    1e28:	1f 93       	push	r17
    1e2a:	df 93       	push	r29
    1e2c:	cf 93       	push	r28
    1e2e:	00 d0       	rcall	.+0      	; 0x1e30 <PWM_Duty+0xe>
    1e30:	00 d0       	rcall	.+0      	; 0x1e32 <PWM_Duty+0x10>
    1e32:	cd b7       	in	r28, 0x3d	; 61
    1e34:	de b7       	in	r29, 0x3e	; 62
    1e36:	9c 83       	std	Y+4, r25	; 0x04
    1e38:	8b 83       	std	Y+3, r24	; 0x03
	if (duty<=100)
    1e3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e3e:	85 36       	cpi	r24, 0x65	; 101
    1e40:	91 05       	cpc	r25, r1
    1e42:	80 f5       	brcc	.+96     	; 0x1ea4 <PWM_Duty+0x82>
	{
		uint16 Ton=((uint32)duty*(ICR1+1))/100;
    1e44:	8b 81       	ldd	r24, Y+3	; 0x03
    1e46:	9c 81       	ldd	r25, Y+4	; 0x04
    1e48:	7c 01       	movw	r14, r24
    1e4a:	00 e0       	ldi	r16, 0x00	; 0
    1e4c:	10 e0       	ldi	r17, 0x00	; 0
    1e4e:	e6 e4       	ldi	r30, 0x46	; 70
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	91 81       	ldd	r25, Z+1	; 0x01
    1e56:	01 96       	adiw	r24, 0x01	; 1
    1e58:	9c 01       	movw	r18, r24
    1e5a:	40 e0       	ldi	r20, 0x00	; 0
    1e5c:	50 e0       	ldi	r21, 0x00	; 0
    1e5e:	c8 01       	movw	r24, r16
    1e60:	b7 01       	movw	r22, r14
    1e62:	0e 94 ef 27 	call	0x4fde	; 0x4fde <__mulsi3>
    1e66:	dc 01       	movw	r26, r24
    1e68:	cb 01       	movw	r24, r22
    1e6a:	24 e6       	ldi	r18, 0x64	; 100
    1e6c:	30 e0       	ldi	r19, 0x00	; 0
    1e6e:	40 e0       	ldi	r20, 0x00	; 0
    1e70:	50 e0       	ldi	r21, 0x00	; 0
    1e72:	bc 01       	movw	r22, r24
    1e74:	cd 01       	movw	r24, r26
    1e76:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    1e7a:	da 01       	movw	r26, r20
    1e7c:	c9 01       	movw	r24, r18
    1e7e:	9a 83       	std	Y+2, r25	; 0x02
    1e80:	89 83       	std	Y+1, r24	; 0x01
		if (Ton>1)
    1e82:	89 81       	ldd	r24, Y+1	; 0x01
    1e84:	9a 81       	ldd	r25, Y+2	; 0x02
    1e86:	82 30       	cpi	r24, 0x02	; 2
    1e88:	91 05       	cpc	r25, r1
    1e8a:	40 f0       	brcs	.+16     	; 0x1e9c <PWM_Duty+0x7a>
		{
			OCR1A=Ton-1;
    1e8c:	ea e4       	ldi	r30, 0x4A	; 74
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	89 81       	ldd	r24, Y+1	; 0x01
    1e92:	9a 81       	ldd	r25, Y+2	; 0x02
    1e94:	01 97       	sbiw	r24, 0x01	; 1
    1e96:	91 83       	std	Z+1, r25	; 0x01
    1e98:	80 83       	st	Z, r24
    1e9a:	04 c0       	rjmp	.+8      	; 0x1ea4 <PWM_Duty+0x82>
		}
		else
		OCR1A=0;
    1e9c:	ea e4       	ldi	r30, 0x4A	; 74
    1e9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ea0:	11 82       	std	Z+1, r1	; 0x01
    1ea2:	10 82       	st	Z, r1
	}
}
    1ea4:	0f 90       	pop	r0
    1ea6:	0f 90       	pop	r0
    1ea8:	0f 90       	pop	r0
    1eaa:	0f 90       	pop	r0
    1eac:	cf 91       	pop	r28
    1eae:	df 91       	pop	r29
    1eb0:	1f 91       	pop	r17
    1eb2:	0f 91       	pop	r16
    1eb4:	ff 90       	pop	r15
    1eb6:	ef 90       	pop	r14
    1eb8:	08 95       	ret

00001eba <Timer1_SetInterruptTime_us>:
/******************************************Set Interrupt Time******************************************************/

void Timer1_SetInterruptTime_us (uint32 time,void(*LocalFptr)(void))
{
    1eba:	df 93       	push	r29
    1ebc:	cf 93       	push	r28
    1ebe:	00 d0       	rcall	.+0      	; 0x1ec0 <Timer1_SetInterruptTime_us+0x6>
    1ec0:	00 d0       	rcall	.+0      	; 0x1ec2 <Timer1_SetInterruptTime_us+0x8>
    1ec2:	00 d0       	rcall	.+0      	; 0x1ec4 <Timer1_SetInterruptTime_us+0xa>
    1ec4:	cd b7       	in	r28, 0x3d	; 61
    1ec6:	de b7       	in	r29, 0x3e	; 62
    1ec8:	69 83       	std	Y+1, r22	; 0x01
    1eca:	7a 83       	std	Y+2, r23	; 0x02
    1ecc:	8b 83       	std	Y+3, r24	; 0x03
    1ece:	9c 83       	std	Y+4, r25	; 0x04
    1ed0:	5e 83       	std	Y+6, r21	; 0x06
    1ed2:	4d 83       	std	Y+5, r20	; 0x05
	Timer1_reload(0);
    1ed4:	80 e0       	ldi	r24, 0x00	; 0
    1ed6:	90 e0       	ldi	r25, 0x00	; 0
    1ed8:	0e 94 46 0c 	call	0x188c	; 0x188c <Timer1_reload>
	Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE,TIMER1_SCALER_8,OCRA_DISCONNECTED,OCRB_DISCONNECTED);
    1edc:	82 e0       	ldi	r24, 0x02	; 2
    1ede:	62 e0       	ldi	r22, 0x02	; 2
    1ee0:	40 e0       	ldi	r20, 0x00	; 0
    1ee2:	20 e0       	ldi	r18, 0x00	; 0
    1ee4:	0e 94 93 0a 	call	0x1526	; 0x1526 <Timer1_Init>
	OCR1A=((uint32)(time*1))-1;//us
    1ee8:	ea e4       	ldi	r30, 0x4A	; 74
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	89 81       	ldd	r24, Y+1	; 0x01
    1eee:	9a 81       	ldd	r25, Y+2	; 0x02
    1ef0:	01 97       	sbiw	r24, 0x01	; 1
    1ef2:	91 83       	std	Z+1, r25	; 0x01
    1ef4:	80 83       	st	Z, r24
	Timer1_OCA_SetCallBack(LocalFptr);
    1ef6:	8d 81       	ldd	r24, Y+5	; 0x05
    1ef8:	9e 81       	ldd	r25, Y+6	; 0x06
    1efa:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <Timer1_OCA_SetCallBack>
	Timer1_OCA_InterruptEnable();
    1efe:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <Timer1_OCA_InterruptEnable>

}
    1f02:	26 96       	adiw	r28, 0x06	; 6
    1f04:	0f b6       	in	r0, 0x3f	; 63
    1f06:	f8 94       	cli
    1f08:	de bf       	out	0x3e, r29	; 62
    1f0a:	0f be       	out	0x3f, r0	; 63
    1f0c:	cd bf       	out	0x3d, r28	; 61
    1f0e:	cf 91       	pop	r28
    1f10:	df 91       	pop	r29
    1f12:	08 95       	ret

00001f14 <PWM_Measure2>:


/**********************************************Measure PWM*********************************************************/
void PWM_Measure2(uint32* Pfreq,uint32* Pduty)
{
    1f14:	ef 92       	push	r14
    1f16:	ff 92       	push	r15
    1f18:	0f 93       	push	r16
    1f1a:	1f 93       	push	r17
    1f1c:	df 93       	push	r29
    1f1e:	cf 93       	push	r28
    1f20:	cd b7       	in	r28, 0x3d	; 61
    1f22:	de b7       	in	r29, 0x3e	; 62
    1f24:	2c 97       	sbiw	r28, 0x0c	; 12
    1f26:	0f b6       	in	r0, 0x3f	; 63
    1f28:	f8 94       	cli
    1f2a:	de bf       	out	0x3e, r29	; 62
    1f2c:	0f be       	out	0x3f, r0	; 63
    1f2e:	cd bf       	out	0x3d, r28	; 61
    1f30:	9a 87       	std	Y+10, r25	; 0x0a
    1f32:	89 87       	std	Y+9, r24	; 0x09
    1f34:	7c 87       	std	Y+12, r23	; 0x0c
    1f36:	6b 87       	std	Y+11, r22	; 0x0b
	uint32 Ton,Toff;
	flag=0;
    1f38:	10 92 cd 01 	sts	0x01CD, r1
    1f3c:	10 92 cc 01 	sts	0x01CC, r1
	TCNT1=0;
    1f40:	ec e4       	ldi	r30, 0x4C	; 76
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	11 82       	std	Z+1, r1	; 0x01
    1f46:	10 82       	st	Z, r1
	while (GET_BIT(PIND,6));
    1f48:	e0 e3       	ldi	r30, 0x30	; 48
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	82 95       	swap	r24
    1f50:	86 95       	lsr	r24
    1f52:	86 95       	lsr	r24
    1f54:	83 70       	andi	r24, 0x03	; 3
    1f56:	88 2f       	mov	r24, r24
    1f58:	90 e0       	ldi	r25, 0x00	; 0
    1f5a:	81 70       	andi	r24, 0x01	; 1
    1f5c:	90 70       	andi	r25, 0x00	; 0
    1f5e:	88 23       	and	r24, r24
    1f60:	99 f7       	brne	.-26     	; 0x1f48 <PWM_Measure2+0x34>
	while (!GET_BIT(PIND,6));
    1f62:	e0 e3       	ldi	r30, 0x30	; 48
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	80 81       	ld	r24, Z
    1f68:	82 95       	swap	r24
    1f6a:	86 95       	lsr	r24
    1f6c:	86 95       	lsr	r24
    1f6e:	83 70       	andi	r24, 0x03	; 3
    1f70:	88 2f       	mov	r24, r24
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	81 70       	andi	r24, 0x01	; 1
    1f76:	90 70       	andi	r25, 0x00	; 0
    1f78:	00 97       	sbiw	r24, 0x00	; 0
    1f7a:	99 f3       	breq	.-26     	; 0x1f62 <PWM_Measure2+0x4e>
	TCNT1=0;
    1f7c:	ec e4       	ldi	r30, 0x4C	; 76
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	11 82       	std	Z+1, r1	; 0x01
    1f82:	10 82       	st	Z, r1
	while (GET_BIT(PIND,6));
    1f84:	e0 e3       	ldi	r30, 0x30	; 48
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	80 81       	ld	r24, Z
    1f8a:	82 95       	swap	r24
    1f8c:	86 95       	lsr	r24
    1f8e:	86 95       	lsr	r24
    1f90:	83 70       	andi	r24, 0x03	; 3
    1f92:	88 2f       	mov	r24, r24
    1f94:	90 e0       	ldi	r25, 0x00	; 0
    1f96:	81 70       	andi	r24, 0x01	; 1
    1f98:	90 70       	andi	r25, 0x00	; 0
    1f9a:	88 23       	and	r24, r24
    1f9c:	99 f7       	brne	.-26     	; 0x1f84 <PWM_Measure2+0x70>
	Ton=TCNT1;
    1f9e:	ec e4       	ldi	r30, 0x4C	; 76
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	91 81       	ldd	r25, Z+1	; 0x01
    1fa6:	cc 01       	movw	r24, r24
    1fa8:	a0 e0       	ldi	r26, 0x00	; 0
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	8d 83       	std	Y+5, r24	; 0x05
    1fae:	9e 83       	std	Y+6, r25	; 0x06
    1fb0:	af 83       	std	Y+7, r26	; 0x07
    1fb2:	b8 87       	std	Y+8, r27	; 0x08
	TCNT1=0;
    1fb4:	ec e4       	ldi	r30, 0x4C	; 76
    1fb6:	f0 e0       	ldi	r31, 0x00	; 0
    1fb8:	11 82       	std	Z+1, r1	; 0x01
    1fba:	10 82       	st	Z, r1
	while (!GET_BIT(PIND,6));
    1fbc:	e0 e3       	ldi	r30, 0x30	; 48
    1fbe:	f0 e0       	ldi	r31, 0x00	; 0
    1fc0:	80 81       	ld	r24, Z
    1fc2:	82 95       	swap	r24
    1fc4:	86 95       	lsr	r24
    1fc6:	86 95       	lsr	r24
    1fc8:	83 70       	andi	r24, 0x03	; 3
    1fca:	88 2f       	mov	r24, r24
    1fcc:	90 e0       	ldi	r25, 0x00	; 0
    1fce:	81 70       	andi	r24, 0x01	; 1
    1fd0:	90 70       	andi	r25, 0x00	; 0
    1fd2:	00 97       	sbiw	r24, 0x00	; 0
    1fd4:	99 f3       	breq	.-26     	; 0x1fbc <PWM_Measure2+0xa8>
	Toff=TCNT1;
    1fd6:	ec e4       	ldi	r30, 0x4C	; 76
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	91 81       	ldd	r25, Z+1	; 0x01
    1fde:	cc 01       	movw	r24, r24
    1fe0:	a0 e0       	ldi	r26, 0x00	; 0
    1fe2:	b0 e0       	ldi	r27, 0x00	; 0
    1fe4:	89 83       	std	Y+1, r24	; 0x01
    1fe6:	9a 83       	std	Y+2, r25	; 0x02
    1fe8:	ab 83       	std	Y+3, r26	; 0x03
    1fea:	bc 83       	std	Y+4, r27	; 0x04
	*Pduty=((uint32)Ton*100)/(Ton+Toff);
    1fec:	8d 81       	ldd	r24, Y+5	; 0x05
    1fee:	9e 81       	ldd	r25, Y+6	; 0x06
    1ff0:	af 81       	ldd	r26, Y+7	; 0x07
    1ff2:	b8 85       	ldd	r27, Y+8	; 0x08
    1ff4:	24 e6       	ldi	r18, 0x64	; 100
    1ff6:	30 e0       	ldi	r19, 0x00	; 0
    1ff8:	40 e0       	ldi	r20, 0x00	; 0
    1ffa:	50 e0       	ldi	r21, 0x00	; 0
    1ffc:	bc 01       	movw	r22, r24
    1ffe:	cd 01       	movw	r24, r26
    2000:	0e 94 ef 27 	call	0x4fde	; 0x4fde <__mulsi3>
    2004:	7b 01       	movw	r14, r22
    2006:	8c 01       	movw	r16, r24
    2008:	2d 81       	ldd	r18, Y+5	; 0x05
    200a:	3e 81       	ldd	r19, Y+6	; 0x06
    200c:	4f 81       	ldd	r20, Y+7	; 0x07
    200e:	58 85       	ldd	r21, Y+8	; 0x08
    2010:	89 81       	ldd	r24, Y+1	; 0x01
    2012:	9a 81       	ldd	r25, Y+2	; 0x02
    2014:	ab 81       	ldd	r26, Y+3	; 0x03
    2016:	bc 81       	ldd	r27, Y+4	; 0x04
    2018:	28 0f       	add	r18, r24
    201a:	39 1f       	adc	r19, r25
    201c:	4a 1f       	adc	r20, r26
    201e:	5b 1f       	adc	r21, r27
    2020:	c8 01       	movw	r24, r16
    2022:	b7 01       	movw	r22, r14
    2024:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    2028:	da 01       	movw	r26, r20
    202a:	c9 01       	movw	r24, r18
    202c:	eb 85       	ldd	r30, Y+11	; 0x0b
    202e:	fc 85       	ldd	r31, Y+12	; 0x0c
    2030:	80 83       	st	Z, r24
    2032:	91 83       	std	Z+1, r25	; 0x01
    2034:	a2 83       	std	Z+2, r26	; 0x02
    2036:	b3 83       	std	Z+3, r27	; 0x03
	*Pfreq=(uint32)1000000/((uint32)Toff+Ton);
    2038:	29 81       	ldd	r18, Y+1	; 0x01
    203a:	3a 81       	ldd	r19, Y+2	; 0x02
    203c:	4b 81       	ldd	r20, Y+3	; 0x03
    203e:	5c 81       	ldd	r21, Y+4	; 0x04
    2040:	8d 81       	ldd	r24, Y+5	; 0x05
    2042:	9e 81       	ldd	r25, Y+6	; 0x06
    2044:	af 81       	ldd	r26, Y+7	; 0x07
    2046:	b8 85       	ldd	r27, Y+8	; 0x08
    2048:	28 0f       	add	r18, r24
    204a:	39 1f       	adc	r19, r25
    204c:	4a 1f       	adc	r20, r26
    204e:	5b 1f       	adc	r21, r27
    2050:	80 e4       	ldi	r24, 0x40	; 64
    2052:	92 e4       	ldi	r25, 0x42	; 66
    2054:	af e0       	ldi	r26, 0x0F	; 15
    2056:	b0 e0       	ldi	r27, 0x00	; 0
    2058:	bc 01       	movw	r22, r24
    205a:	cd 01       	movw	r24, r26
    205c:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    2060:	da 01       	movw	r26, r20
    2062:	c9 01       	movw	r24, r18
    2064:	e9 85       	ldd	r30, Y+9	; 0x09
    2066:	fa 85       	ldd	r31, Y+10	; 0x0a
    2068:	80 83       	st	Z, r24
    206a:	91 83       	std	Z+1, r25	; 0x01
    206c:	a2 83       	std	Z+2, r26	; 0x02
    206e:	b3 83       	std	Z+3, r27	; 0x03
}
    2070:	2c 96       	adiw	r28, 0x0c	; 12
    2072:	0f b6       	in	r0, 0x3f	; 63
    2074:	f8 94       	cli
    2076:	de bf       	out	0x3e, r29	; 62
    2078:	0f be       	out	0x3f, r0	; 63
    207a:	cd bf       	out	0x3d, r28	; 61
    207c:	cf 91       	pop	r28
    207e:	df 91       	pop	r29
    2080:	1f 91       	pop	r17
    2082:	0f 91       	pop	r16
    2084:	ff 90       	pop	r15
    2086:	ef 90       	pop	r14
    2088:	08 95       	ret

0000208a <PWM_Measure>:


void PWM_Measure(uint32* Pfreq,uint32* Pduty)
{
    208a:	ef 92       	push	r14
    208c:	ff 92       	push	r15
    208e:	0f 93       	push	r16
    2090:	1f 93       	push	r17
    2092:	df 93       	push	r29
    2094:	cf 93       	push	r28
    2096:	cd b7       	in	r28, 0x3d	; 61
    2098:	de b7       	in	r29, 0x3e	; 62
    209a:	2c 97       	sbiw	r28, 0x0c	; 12
    209c:	0f b6       	in	r0, 0x3f	; 63
    209e:	f8 94       	cli
    20a0:	de bf       	out	0x3e, r29	; 62
    20a2:	0f be       	out	0x3f, r0	; 63
    20a4:	cd bf       	out	0x3d, r28	; 61
    20a6:	9a 87       	std	Y+10, r25	; 0x0a
    20a8:	89 87       	std	Y+9, r24	; 0x09
    20aa:	7c 87       	std	Y+12, r23	; 0x0c
    20ac:	6b 87       	std	Y+11, r22	; 0x0b
	uint32 Ton,Toff;
	
	TCNT1=0;
    20ae:	ec e4       	ldi	r30, 0x4C	; 76
    20b0:	f0 e0       	ldi	r31, 0x00	; 0
    20b2:	11 82       	std	Z+1, r1	; 0x01
    20b4:	10 82       	st	Z, r1
	Timer1_ICU_SetCallBack(Func_ICU);
    20b6:	84 ee       	ldi	r24, 0xE4	; 228
    20b8:	90 e1       	ldi	r25, 0x10	; 16
    20ba:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <Timer1_ICU_SetCallBack>
	Timer1_InputCaptureEdge(RISING);
    20be:	80 e0       	ldi	r24, 0x00	; 0
    20c0:	0e 94 27 0c 	call	0x184e	; 0x184e <Timer1_InputCaptureEdge>
	Timer1_ICU_InterruptEnable();
    20c4:	0e 94 b9 0c 	call	0x1972	; 0x1972 <Timer1_ICU_InterruptEnable>
	flag=0;
    20c8:	10 92 cd 01 	sts	0x01CD, r1
    20cc:	10 92 cc 01 	sts	0x01CC, r1
	while(flag<3);
    20d0:	80 91 cc 01 	lds	r24, 0x01CC
    20d4:	90 91 cd 01 	lds	r25, 0x01CD
    20d8:	83 30       	cpi	r24, 0x03	; 3
    20da:	91 05       	cpc	r25, r1
    20dc:	c8 f3       	brcs	.-14     	; 0x20d0 <PWM_Measure+0x46>
	Ton=t2-t1;
    20de:	20 91 52 02 	lds	r18, 0x0252
    20e2:	30 91 53 02 	lds	r19, 0x0253
    20e6:	80 91 54 02 	lds	r24, 0x0254
    20ea:	90 91 55 02 	lds	r25, 0x0255
    20ee:	a9 01       	movw	r20, r18
    20f0:	48 1b       	sub	r20, r24
    20f2:	59 0b       	sbc	r21, r25
    20f4:	ca 01       	movw	r24, r20
    20f6:	cc 01       	movw	r24, r24
    20f8:	a0 e0       	ldi	r26, 0x00	; 0
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	8d 83       	std	Y+5, r24	; 0x05
    20fe:	9e 83       	std	Y+6, r25	; 0x06
    2100:	af 83       	std	Y+7, r26	; 0x07
    2102:	b8 87       	std	Y+8, r27	; 0x08
	Toff=t3-t2;
    2104:	20 91 50 02 	lds	r18, 0x0250
    2108:	30 91 51 02 	lds	r19, 0x0251
    210c:	80 91 52 02 	lds	r24, 0x0252
    2110:	90 91 53 02 	lds	r25, 0x0253
    2114:	a9 01       	movw	r20, r18
    2116:	48 1b       	sub	r20, r24
    2118:	59 0b       	sbc	r21, r25
    211a:	ca 01       	movw	r24, r20
    211c:	cc 01       	movw	r24, r24
    211e:	a0 e0       	ldi	r26, 0x00	; 0
    2120:	b0 e0       	ldi	r27, 0x00	; 0
    2122:	89 83       	std	Y+1, r24	; 0x01
    2124:	9a 83       	std	Y+2, r25	; 0x02
    2126:	ab 83       	std	Y+3, r26	; 0x03
    2128:	bc 83       	std	Y+4, r27	; 0x04

	*Pduty=((uint32)Ton*100)/((uint32)Ton+Toff);
    212a:	8d 81       	ldd	r24, Y+5	; 0x05
    212c:	9e 81       	ldd	r25, Y+6	; 0x06
    212e:	af 81       	ldd	r26, Y+7	; 0x07
    2130:	b8 85       	ldd	r27, Y+8	; 0x08
    2132:	24 e6       	ldi	r18, 0x64	; 100
    2134:	30 e0       	ldi	r19, 0x00	; 0
    2136:	40 e0       	ldi	r20, 0x00	; 0
    2138:	50 e0       	ldi	r21, 0x00	; 0
    213a:	bc 01       	movw	r22, r24
    213c:	cd 01       	movw	r24, r26
    213e:	0e 94 ef 27 	call	0x4fde	; 0x4fde <__mulsi3>
    2142:	7b 01       	movw	r14, r22
    2144:	8c 01       	movw	r16, r24
    2146:	2d 81       	ldd	r18, Y+5	; 0x05
    2148:	3e 81       	ldd	r19, Y+6	; 0x06
    214a:	4f 81       	ldd	r20, Y+7	; 0x07
    214c:	58 85       	ldd	r21, Y+8	; 0x08
    214e:	89 81       	ldd	r24, Y+1	; 0x01
    2150:	9a 81       	ldd	r25, Y+2	; 0x02
    2152:	ab 81       	ldd	r26, Y+3	; 0x03
    2154:	bc 81       	ldd	r27, Y+4	; 0x04
    2156:	28 0f       	add	r18, r24
    2158:	39 1f       	adc	r19, r25
    215a:	4a 1f       	adc	r20, r26
    215c:	5b 1f       	adc	r21, r27
    215e:	c8 01       	movw	r24, r16
    2160:	b7 01       	movw	r22, r14
    2162:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    2166:	da 01       	movw	r26, r20
    2168:	c9 01       	movw	r24, r18
    216a:	eb 85       	ldd	r30, Y+11	; 0x0b
    216c:	fc 85       	ldd	r31, Y+12	; 0x0c
    216e:	80 83       	st	Z, r24
    2170:	91 83       	std	Z+1, r25	; 0x01
    2172:	a2 83       	std	Z+2, r26	; 0x02
    2174:	b3 83       	std	Z+3, r27	; 0x03
	*Pfreq=(uint32)1000000/((uint32)Toff+Ton);
    2176:	29 81       	ldd	r18, Y+1	; 0x01
    2178:	3a 81       	ldd	r19, Y+2	; 0x02
    217a:	4b 81       	ldd	r20, Y+3	; 0x03
    217c:	5c 81       	ldd	r21, Y+4	; 0x04
    217e:	8d 81       	ldd	r24, Y+5	; 0x05
    2180:	9e 81       	ldd	r25, Y+6	; 0x06
    2182:	af 81       	ldd	r26, Y+7	; 0x07
    2184:	b8 85       	ldd	r27, Y+8	; 0x08
    2186:	28 0f       	add	r18, r24
    2188:	39 1f       	adc	r19, r25
    218a:	4a 1f       	adc	r20, r26
    218c:	5b 1f       	adc	r21, r27
    218e:	80 e4       	ldi	r24, 0x40	; 64
    2190:	92 e4       	ldi	r25, 0x42	; 66
    2192:	af e0       	ldi	r26, 0x0F	; 15
    2194:	b0 e0       	ldi	r27, 0x00	; 0
    2196:	bc 01       	movw	r22, r24
    2198:	cd 01       	movw	r24, r26
    219a:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    219e:	da 01       	movw	r26, r20
    21a0:	c9 01       	movw	r24, r18
    21a2:	e9 85       	ldd	r30, Y+9	; 0x09
    21a4:	fa 85       	ldd	r31, Y+10	; 0x0a
    21a6:	80 83       	st	Z, r24
    21a8:	91 83       	std	Z+1, r25	; 0x01
    21aa:	a2 83       	std	Z+2, r26	; 0x02
    21ac:	b3 83       	std	Z+3, r27	; 0x03

}
    21ae:	2c 96       	adiw	r28, 0x0c	; 12
    21b0:	0f b6       	in	r0, 0x3f	; 63
    21b2:	f8 94       	cli
    21b4:	de bf       	out	0x3e, r29	; 62
    21b6:	0f be       	out	0x3f, r0	; 63
    21b8:	cd bf       	out	0x3d, r28	; 61
    21ba:	cf 91       	pop	r28
    21bc:	df 91       	pop	r29
    21be:	1f 91       	pop	r17
    21c0:	0f 91       	pop	r16
    21c2:	ff 90       	pop	r15
    21c4:	ef 90       	pop	r14
    21c6:	08 95       	ret

000021c8 <Func_ICU>:

static void Func_ICU(void)
{
    21c8:	df 93       	push	r29
    21ca:	cf 93       	push	r28
    21cc:	cd b7       	in	r28, 0x3d	; 61
    21ce:	de b7       	in	r29, 0x3e	; 62
	if (flag==0)
    21d0:	80 91 cc 01 	lds	r24, 0x01CC
    21d4:	90 91 cd 01 	lds	r25, 0x01CD
    21d8:	00 97       	sbiw	r24, 0x00	; 0
    21da:	91 f4       	brne	.+36     	; 0x2200 <Func_ICU+0x38>
	{
		t1=ICR1;
    21dc:	e6 e4       	ldi	r30, 0x46	; 70
    21de:	f0 e0       	ldi	r31, 0x00	; 0
    21e0:	80 81       	ld	r24, Z
    21e2:	91 81       	ldd	r25, Z+1	; 0x01
    21e4:	90 93 55 02 	sts	0x0255, r25
    21e8:	80 93 54 02 	sts	0x0254, r24
		Timer1_InputCaptureEdge(FALLING);
    21ec:	81 e0       	ldi	r24, 0x01	; 1
    21ee:	0e 94 27 0c 	call	0x184e	; 0x184e <Timer1_InputCaptureEdge>
		flag=1;
    21f2:	81 e0       	ldi	r24, 0x01	; 1
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	90 93 cd 01 	sts	0x01CD, r25
    21fa:	80 93 cc 01 	sts	0x01CC, r24
    21fe:	30 c0       	rjmp	.+96     	; 0x2260 <Func_ICU+0x98>
	}
	else if (flag==1)
    2200:	80 91 cc 01 	lds	r24, 0x01CC
    2204:	90 91 cd 01 	lds	r25, 0x01CD
    2208:	81 30       	cpi	r24, 0x01	; 1
    220a:	91 05       	cpc	r25, r1
    220c:	91 f4       	brne	.+36     	; 0x2232 <Func_ICU+0x6a>
	{
		t2=ICR1;
    220e:	e6 e4       	ldi	r30, 0x46	; 70
    2210:	f0 e0       	ldi	r31, 0x00	; 0
    2212:	80 81       	ld	r24, Z
    2214:	91 81       	ldd	r25, Z+1	; 0x01
    2216:	90 93 53 02 	sts	0x0253, r25
    221a:	80 93 52 02 	sts	0x0252, r24
		Timer1_InputCaptureEdge(RISING);
    221e:	80 e0       	ldi	r24, 0x00	; 0
    2220:	0e 94 27 0c 	call	0x184e	; 0x184e <Timer1_InputCaptureEdge>
		flag=2;
    2224:	82 e0       	ldi	r24, 0x02	; 2
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	90 93 cd 01 	sts	0x01CD, r25
    222c:	80 93 cc 01 	sts	0x01CC, r24
    2230:	17 c0       	rjmp	.+46     	; 0x2260 <Func_ICU+0x98>
	}
	else if (flag==2)
    2232:	80 91 cc 01 	lds	r24, 0x01CC
    2236:	90 91 cd 01 	lds	r25, 0x01CD
    223a:	82 30       	cpi	r24, 0x02	; 2
    223c:	91 05       	cpc	r25, r1
    223e:	81 f4       	brne	.+32     	; 0x2260 <Func_ICU+0x98>
	{
		t3=ICR1;
    2240:	e6 e4       	ldi	r30, 0x46	; 70
    2242:	f0 e0       	ldi	r31, 0x00	; 0
    2244:	80 81       	ld	r24, Z
    2246:	91 81       	ldd	r25, Z+1	; 0x01
    2248:	90 93 51 02 	sts	0x0251, r25
    224c:	80 93 50 02 	sts	0x0250, r24
		Timer1_ICU_InterruptDisable();
    2250:	0e 94 c7 0c 	call	0x198e	; 0x198e <Timer1_ICU_InterruptDisable>
		flag=3;
    2254:	83 e0       	ldi	r24, 0x03	; 3
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	90 93 cd 01 	sts	0x01CD, r25
    225c:	80 93 cc 01 	sts	0x01CC, r24
	}
	
	
	
}
    2260:	cf 91       	pop	r28
    2262:	df 91       	pop	r29
    2264:	08 95       	ret

00002266 <GPIO_init_pin>:
	         -> GPIO_OUTPUT
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 **********************************************************************/
GPIO_error_t GPIO_init_pin(uint8 reg, uint8 pin, uint8 dir) {
    2266:	df 93       	push	r29
    2268:	cf 93       	push	r28
    226a:	00 d0       	rcall	.+0      	; 0x226c <GPIO_init_pin+0x6>
    226c:	00 d0       	rcall	.+0      	; 0x226e <GPIO_init_pin+0x8>
    226e:	cd b7       	in	r28, 0x3d	; 61
    2270:	de b7       	in	r29, 0x3e	; 62
    2272:	8a 83       	std	Y+2, r24	; 0x02
    2274:	6b 83       	std	Y+3, r22	; 0x03
    2276:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    2278:	81 e0       	ldi	r24, 0x01	; 1
    227a:	89 83       	std	Y+1, r24	; 0x01
	if ((GPIO_OUTPUT == dir||GPIO_INPUT == dir)
    227c:	8c 81       	ldd	r24, Y+4	; 0x04
    227e:	81 30       	cpi	r24, 0x01	; 1
    2280:	19 f0       	breq	.+6      	; 0x2288 <GPIO_init_pin+0x22>
    2282:	8c 81       	ldd	r24, Y+4	; 0x04
    2284:	88 23       	and	r24, r24
    2286:	c9 f5       	brne	.+114    	; 0x22fa <GPIO_init_pin+0x94>
    2288:	8b 81       	ldd	r24, Y+3	; 0x03
    228a:	88 30       	cpi	r24, 0x08	; 8
    228c:	b0 f5       	brcc	.+108    	; 0x22fa <GPIO_init_pin+0x94>
    228e:	8a 81       	ldd	r24, Y+2	; 0x02
    2290:	84 30       	cpi	r24, 0x04	; 4
    2292:	98 f5       	brcc	.+102    	; 0x22fa <GPIO_init_pin+0x94>
			&&(pin<=7)
			&&(reg<=3)
	)
	{
		WRITE_BIT(*registers_dir[reg], pin , dir);
    2294:	8a 81       	ldd	r24, Y+2	; 0x02
    2296:	88 2f       	mov	r24, r24
    2298:	90 e0       	ldi	r25, 0x00	; 0
    229a:	88 0f       	add	r24, r24
    229c:	99 1f       	adc	r25, r25
    229e:	fc 01       	movw	r30, r24
    22a0:	e0 5a       	subi	r30, 0xA0	; 160
    22a2:	fe 4f       	sbci	r31, 0xFE	; 254
    22a4:	a0 81       	ld	r26, Z
    22a6:	b1 81       	ldd	r27, Z+1	; 0x01
    22a8:	8a 81       	ldd	r24, Y+2	; 0x02
    22aa:	88 2f       	mov	r24, r24
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	fc 01       	movw	r30, r24
    22b4:	e0 5a       	subi	r30, 0xA0	; 160
    22b6:	fe 4f       	sbci	r31, 0xFE	; 254
    22b8:	01 90       	ld	r0, Z+
    22ba:	f0 81       	ld	r31, Z
    22bc:	e0 2d       	mov	r30, r0
    22be:	80 81       	ld	r24, Z
    22c0:	48 2f       	mov	r20, r24
    22c2:	8b 81       	ldd	r24, Y+3	; 0x03
    22c4:	28 2f       	mov	r18, r24
    22c6:	30 e0       	ldi	r19, 0x00	; 0
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	90 e0       	ldi	r25, 0x00	; 0
    22cc:	02 c0       	rjmp	.+4      	; 0x22d2 <GPIO_init_pin+0x6c>
    22ce:	88 0f       	add	r24, r24
    22d0:	99 1f       	adc	r25, r25
    22d2:	2a 95       	dec	r18
    22d4:	e2 f7       	brpl	.-8      	; 0x22ce <GPIO_init_pin+0x68>
    22d6:	80 95       	com	r24
    22d8:	48 23       	and	r20, r24
    22da:	8c 81       	ldd	r24, Y+4	; 0x04
    22dc:	28 2f       	mov	r18, r24
    22de:	30 e0       	ldi	r19, 0x00	; 0
    22e0:	8b 81       	ldd	r24, Y+3	; 0x03
    22e2:	88 2f       	mov	r24, r24
    22e4:	90 e0       	ldi	r25, 0x00	; 0
    22e6:	b9 01       	movw	r22, r18
    22e8:	02 c0       	rjmp	.+4      	; 0x22ee <GPIO_init_pin+0x88>
    22ea:	66 0f       	add	r22, r22
    22ec:	77 1f       	adc	r23, r23
    22ee:	8a 95       	dec	r24
    22f0:	e2 f7       	brpl	.-8      	; 0x22ea <GPIO_init_pin+0x84>
    22f2:	cb 01       	movw	r24, r22
    22f4:	84 2b       	or	r24, r20
    22f6:	8c 93       	st	X, r24
    22f8:	02 c0       	rjmp	.+4      	; 0x22fe <GPIO_init_pin+0x98>
	}
	else
	{

		state=F_PASS;
    22fa:	82 e0       	ldi	r24, 0x02	; 2
    22fc:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    22fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    2300:	0f 90       	pop	r0
    2302:	0f 90       	pop	r0
    2304:	0f 90       	pop	r0
    2306:	0f 90       	pop	r0
    2308:	cf 91       	pop	r28
    230a:	df 91       	pop	r29
    230c:	08 95       	ret

0000230e <GPIO_init_port>:
example:
		GPIO_init_port(GPIO_A,0x0f);
		DDRA |=0x0f; 0bxxxx 1111
************************************************************/

void GPIO_init_port(uint8 reg, uint8 val) {
    230e:	df 93       	push	r29
    2310:	cf 93       	push	r28
    2312:	00 d0       	rcall	.+0      	; 0x2314 <GPIO_init_port+0x6>
    2314:	cd b7       	in	r28, 0x3d	; 61
    2316:	de b7       	in	r29, 0x3e	; 62
    2318:	89 83       	std	Y+1, r24	; 0x01
    231a:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_dir[reg],val) ;
    231c:	89 81       	ldd	r24, Y+1	; 0x01
    231e:	88 2f       	mov	r24, r24
    2320:	90 e0       	ldi	r25, 0x00	; 0
    2322:	88 0f       	add	r24, r24
    2324:	99 1f       	adc	r25, r25
    2326:	fc 01       	movw	r30, r24
    2328:	e0 5a       	subi	r30, 0xA0	; 160
    232a:	fe 4f       	sbci	r31, 0xFE	; 254
    232c:	01 90       	ld	r0, Z+
    232e:	f0 81       	ld	r31, Z
    2330:	e0 2d       	mov	r30, r0
    2332:	8a 81       	ldd	r24, Y+2	; 0x02
    2334:	80 83       	st	Z, r24

}
    2336:	0f 90       	pop	r0
    2338:	0f 90       	pop	r0
    233a:	cf 91       	pop	r28
    233c:	df 91       	pop	r29
    233e:	08 95       	ret

00002340 <GPIO_init_port_mask>:
void GPIO_init_port_mask(uint8 reg, uint8 val)
{
    2340:	df 93       	push	r29
    2342:	cf 93       	push	r28
    2344:	00 d0       	rcall	.+0      	; 0x2346 <GPIO_init_port_mask+0x6>
    2346:	cd b7       	in	r28, 0x3d	; 61
    2348:	de b7       	in	r29, 0x3e	; 62
    234a:	89 83       	std	Y+1, r24	; 0x01
    234c:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_dir[reg], val);
    234e:	89 81       	ldd	r24, Y+1	; 0x01
    2350:	88 2f       	mov	r24, r24
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	88 0f       	add	r24, r24
    2356:	99 1f       	adc	r25, r25
    2358:	fc 01       	movw	r30, r24
    235a:	e0 5a       	subi	r30, 0xA0	; 160
    235c:	fe 4f       	sbci	r31, 0xFE	; 254
    235e:	a0 81       	ld	r26, Z
    2360:	b1 81       	ldd	r27, Z+1	; 0x01
    2362:	89 81       	ldd	r24, Y+1	; 0x01
    2364:	88 2f       	mov	r24, r24
    2366:	90 e0       	ldi	r25, 0x00	; 0
    2368:	88 0f       	add	r24, r24
    236a:	99 1f       	adc	r25, r25
    236c:	fc 01       	movw	r30, r24
    236e:	e0 5a       	subi	r30, 0xA0	; 160
    2370:	fe 4f       	sbci	r31, 0xFE	; 254
    2372:	01 90       	ld	r0, Z+
    2374:	f0 81       	ld	r31, Z
    2376:	e0 2d       	mov	r30, r0
    2378:	90 81       	ld	r25, Z
    237a:	8a 81       	ldd	r24, Y+2	; 0x02
    237c:	89 2b       	or	r24, r25
    237e:	8c 93       	st	X, r24
}
    2380:	0f 90       	pop	r0
    2382:	0f 90       	pop	r0
    2384:	cf 91       	pop	r28
    2386:	df 91       	pop	r29
    2388:	08 95       	ret

0000238a <GPIO_write_pin>:
	         -> LOW
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 */
GPIO_error_t GPIO_write_pin(uint8 reg, uint8 pin, uint8 val) {
    238a:	df 93       	push	r29
    238c:	cf 93       	push	r28
    238e:	00 d0       	rcall	.+0      	; 0x2390 <GPIO_write_pin+0x6>
    2390:	00 d0       	rcall	.+0      	; 0x2392 <GPIO_write_pin+0x8>
    2392:	cd b7       	in	r28, 0x3d	; 61
    2394:	de b7       	in	r29, 0x3e	; 62
    2396:	8a 83       	std	Y+2, r24	; 0x02
    2398:	6b 83       	std	Y+3, r22	; 0x03
    239a:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS ;
    239c:	81 e0       	ldi	r24, 0x01	; 1
    239e:	89 83       	std	Y+1, r24	; 0x01
	if ((HIGH == val||(LOW == val))&&(pin<=MAX_PINS)) {
    23a0:	8c 81       	ldd	r24, Y+4	; 0x04
    23a2:	81 30       	cpi	r24, 0x01	; 1
    23a4:	19 f0       	breq	.+6      	; 0x23ac <GPIO_write_pin+0x22>
    23a6:	8c 81       	ldd	r24, Y+4	; 0x04
    23a8:	88 23       	and	r24, r24
    23aa:	b1 f5       	brne	.+108    	; 0x2418 <GPIO_write_pin+0x8e>
    23ac:	8b 81       	ldd	r24, Y+3	; 0x03
    23ae:	88 30       	cpi	r24, 0x08	; 8
    23b0:	98 f5       	brcc	.+102    	; 0x2418 <GPIO_write_pin+0x8e>
		WRITE_BIT(*registers_data[reg], pin , val);
    23b2:	8a 81       	ldd	r24, Y+2	; 0x02
    23b4:	88 2f       	mov	r24, r24
    23b6:	90 e0       	ldi	r25, 0x00	; 0
    23b8:	88 0f       	add	r24, r24
    23ba:	99 1f       	adc	r25, r25
    23bc:	fc 01       	movw	r30, r24
    23be:	e8 59       	subi	r30, 0x98	; 152
    23c0:	fe 4f       	sbci	r31, 0xFE	; 254
    23c2:	a0 81       	ld	r26, Z
    23c4:	b1 81       	ldd	r27, Z+1	; 0x01
    23c6:	8a 81       	ldd	r24, Y+2	; 0x02
    23c8:	88 2f       	mov	r24, r24
    23ca:	90 e0       	ldi	r25, 0x00	; 0
    23cc:	88 0f       	add	r24, r24
    23ce:	99 1f       	adc	r25, r25
    23d0:	fc 01       	movw	r30, r24
    23d2:	e8 59       	subi	r30, 0x98	; 152
    23d4:	fe 4f       	sbci	r31, 0xFE	; 254
    23d6:	01 90       	ld	r0, Z+
    23d8:	f0 81       	ld	r31, Z
    23da:	e0 2d       	mov	r30, r0
    23dc:	80 81       	ld	r24, Z
    23de:	48 2f       	mov	r20, r24
    23e0:	8b 81       	ldd	r24, Y+3	; 0x03
    23e2:	28 2f       	mov	r18, r24
    23e4:	30 e0       	ldi	r19, 0x00	; 0
    23e6:	81 e0       	ldi	r24, 0x01	; 1
    23e8:	90 e0       	ldi	r25, 0x00	; 0
    23ea:	02 c0       	rjmp	.+4      	; 0x23f0 <GPIO_write_pin+0x66>
    23ec:	88 0f       	add	r24, r24
    23ee:	99 1f       	adc	r25, r25
    23f0:	2a 95       	dec	r18
    23f2:	e2 f7       	brpl	.-8      	; 0x23ec <GPIO_write_pin+0x62>
    23f4:	80 95       	com	r24
    23f6:	48 23       	and	r20, r24
    23f8:	8c 81       	ldd	r24, Y+4	; 0x04
    23fa:	28 2f       	mov	r18, r24
    23fc:	30 e0       	ldi	r19, 0x00	; 0
    23fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2400:	88 2f       	mov	r24, r24
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	b9 01       	movw	r22, r18
    2406:	02 c0       	rjmp	.+4      	; 0x240c <GPIO_write_pin+0x82>
    2408:	66 0f       	add	r22, r22
    240a:	77 1f       	adc	r23, r23
    240c:	8a 95       	dec	r24
    240e:	e2 f7       	brpl	.-8      	; 0x2408 <GPIO_write_pin+0x7e>
    2410:	cb 01       	movw	r24, r22
    2412:	84 2b       	or	r24, r20
    2414:	8c 93       	st	X, r24
    2416:	02 c0       	rjmp	.+4      	; 0x241c <GPIO_write_pin+0x92>
	}
	else
	{
		state = F_PASS;
    2418:	82 e0       	ldi	r24, 0x02	; 2
    241a:	89 83       	std	Y+1, r24	; 0x01
	}

	return state;
    241c:	89 81       	ldd	r24, Y+1	; 0x01
}
    241e:	0f 90       	pop	r0
    2420:	0f 90       	pop	r0
    2422:	0f 90       	pop	r0
    2424:	0f 90       	pop	r0
    2426:	cf 91       	pop	r28
    2428:	df 91       	pop	r29
    242a:	08 95       	ret

0000242c <GPIO_write_port>:
 * Func : write_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
	   : val -> PORT_HIGH
	         -> PORT_LOW
 */
void GPIO_write_port(uint8 reg, uint8 val) {
    242c:	df 93       	push	r29
    242e:	cf 93       	push	r28
    2430:	00 d0       	rcall	.+0      	; 0x2432 <GPIO_write_port+0x6>
    2432:	cd b7       	in	r28, 0x3d	; 61
    2434:	de b7       	in	r29, 0x3e	; 62
    2436:	89 83       	std	Y+1, r24	; 0x01
    2438:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_data[reg], val);
    243a:	89 81       	ldd	r24, Y+1	; 0x01
    243c:	88 2f       	mov	r24, r24
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	88 0f       	add	r24, r24
    2442:	99 1f       	adc	r25, r25
    2444:	fc 01       	movw	r30, r24
    2446:	e8 59       	subi	r30, 0x98	; 152
    2448:	fe 4f       	sbci	r31, 0xFE	; 254
    244a:	01 90       	ld	r0, Z+
    244c:	f0 81       	ld	r31, Z
    244e:	e0 2d       	mov	r30, r0
    2450:	8a 81       	ldd	r24, Y+2	; 0x02
    2452:	80 83       	st	Z, r24

}
    2454:	0f 90       	pop	r0
    2456:	0f 90       	pop	r0
    2458:	cf 91       	pop	r28
    245a:	df 91       	pop	r29
    245c:	08 95       	ret

0000245e <GPIO_write_port_set_mask>:
void GPIO_write_port_set_mask(uint8 reg, uint8 val){
    245e:	df 93       	push	r29
    2460:	cf 93       	push	r28
    2462:	00 d0       	rcall	.+0      	; 0x2464 <GPIO_write_port_set_mask+0x6>
    2464:	cd b7       	in	r28, 0x3d	; 61
    2466:	de b7       	in	r29, 0x3e	; 62
    2468:	89 83       	std	Y+1, r24	; 0x01
    246a:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_data[reg], val);
    246c:	89 81       	ldd	r24, Y+1	; 0x01
    246e:	88 2f       	mov	r24, r24
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	88 0f       	add	r24, r24
    2474:	99 1f       	adc	r25, r25
    2476:	fc 01       	movw	r30, r24
    2478:	e8 59       	subi	r30, 0x98	; 152
    247a:	fe 4f       	sbci	r31, 0xFE	; 254
    247c:	a0 81       	ld	r26, Z
    247e:	b1 81       	ldd	r27, Z+1	; 0x01
    2480:	89 81       	ldd	r24, Y+1	; 0x01
    2482:	88 2f       	mov	r24, r24
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	88 0f       	add	r24, r24
    2488:	99 1f       	adc	r25, r25
    248a:	fc 01       	movw	r30, r24
    248c:	e8 59       	subi	r30, 0x98	; 152
    248e:	fe 4f       	sbci	r31, 0xFE	; 254
    2490:	01 90       	ld	r0, Z+
    2492:	f0 81       	ld	r31, Z
    2494:	e0 2d       	mov	r30, r0
    2496:	90 81       	ld	r25, Z
    2498:	8a 81       	ldd	r24, Y+2	; 0x02
    249a:	89 2b       	or	r24, r25
    249c:	8c 93       	st	X, r24
}
    249e:	0f 90       	pop	r0
    24a0:	0f 90       	pop	r0
    24a2:	cf 91       	pop	r28
    24a4:	df 91       	pop	r29
    24a6:	08 95       	ret

000024a8 <GPIO_write_port_clear_mask>:
void GPIO_write_port_clear_mask(uint8 reg, uint8 val){
    24a8:	df 93       	push	r29
    24aa:	cf 93       	push	r28
    24ac:	00 d0       	rcall	.+0      	; 0x24ae <GPIO_write_port_clear_mask+0x6>
    24ae:	cd b7       	in	r28, 0x3d	; 61
    24b0:	de b7       	in	r29, 0x3e	; 62
    24b2:	89 83       	std	Y+1, r24	; 0x01
    24b4:	6a 83       	std	Y+2, r22	; 0x02
	PORT_CLEAR_MASK(*registers_data[reg], val);
    24b6:	89 81       	ldd	r24, Y+1	; 0x01
    24b8:	88 2f       	mov	r24, r24
    24ba:	90 e0       	ldi	r25, 0x00	; 0
    24bc:	88 0f       	add	r24, r24
    24be:	99 1f       	adc	r25, r25
    24c0:	fc 01       	movw	r30, r24
    24c2:	e8 59       	subi	r30, 0x98	; 152
    24c4:	fe 4f       	sbci	r31, 0xFE	; 254
    24c6:	a0 81       	ld	r26, Z
    24c8:	b1 81       	ldd	r27, Z+1	; 0x01
    24ca:	89 81       	ldd	r24, Y+1	; 0x01
    24cc:	88 2f       	mov	r24, r24
    24ce:	90 e0       	ldi	r25, 0x00	; 0
    24d0:	88 0f       	add	r24, r24
    24d2:	99 1f       	adc	r25, r25
    24d4:	fc 01       	movw	r30, r24
    24d6:	e8 59       	subi	r30, 0x98	; 152
    24d8:	fe 4f       	sbci	r31, 0xFE	; 254
    24da:	01 90       	ld	r0, Z+
    24dc:	f0 81       	ld	r31, Z
    24de:	e0 2d       	mov	r30, r0
    24e0:	80 81       	ld	r24, Z
    24e2:	98 2f       	mov	r25, r24
    24e4:	8a 81       	ldd	r24, Y+2	; 0x02
    24e6:	80 95       	com	r24
    24e8:	89 23       	and	r24, r25
    24ea:	8c 93       	st	X, r24
}
    24ec:	0f 90       	pop	r0
    24ee:	0f 90       	pop	r0
    24f0:	cf 91       	pop	r28
    24f2:	df 91       	pop	r29
    24f4:	08 95       	ret

000024f6 <GPIO_write_port_mask>:

void GPIO_write_port_mask(uint8 reg, uint8 setval,uint8 clearval){
    24f6:	df 93       	push	r29
    24f8:	cf 93       	push	r28
    24fa:	00 d0       	rcall	.+0      	; 0x24fc <GPIO_write_port_mask+0x6>
    24fc:	0f 92       	push	r0
    24fe:	cd b7       	in	r28, 0x3d	; 61
    2500:	de b7       	in	r29, 0x3e	; 62
    2502:	89 83       	std	Y+1, r24	; 0x01
    2504:	6a 83       	std	Y+2, r22	; 0x02
    2506:	4b 83       	std	Y+3, r20	; 0x03
	PORT_MASK(*registers_data[reg], setval,clearval);
    2508:	89 81       	ldd	r24, Y+1	; 0x01
    250a:	88 2f       	mov	r24, r24
    250c:	90 e0       	ldi	r25, 0x00	; 0
    250e:	88 0f       	add	r24, r24
    2510:	99 1f       	adc	r25, r25
    2512:	fc 01       	movw	r30, r24
    2514:	e8 59       	subi	r30, 0x98	; 152
    2516:	fe 4f       	sbci	r31, 0xFE	; 254
    2518:	a0 81       	ld	r26, Z
    251a:	b1 81       	ldd	r27, Z+1	; 0x01
    251c:	89 81       	ldd	r24, Y+1	; 0x01
    251e:	88 2f       	mov	r24, r24
    2520:	90 e0       	ldi	r25, 0x00	; 0
    2522:	88 0f       	add	r24, r24
    2524:	99 1f       	adc	r25, r25
    2526:	fc 01       	movw	r30, r24
    2528:	e8 59       	subi	r30, 0x98	; 152
    252a:	fe 4f       	sbci	r31, 0xFE	; 254
    252c:	01 90       	ld	r0, Z+
    252e:	f0 81       	ld	r31, Z
    2530:	e0 2d       	mov	r30, r0
    2532:	80 81       	ld	r24, Z
    2534:	98 2f       	mov	r25, r24
    2536:	8b 81       	ldd	r24, Y+3	; 0x03
    2538:	80 95       	com	r24
    253a:	98 23       	and	r25, r24
    253c:	8a 81       	ldd	r24, Y+2	; 0x02
    253e:	89 2b       	or	r24, r25
    2540:	8c 93       	st	X, r24
}
    2542:	0f 90       	pop	r0
    2544:	0f 90       	pop	r0
    2546:	0f 90       	pop	r0
    2548:	cf 91       	pop	r28
    254a:	df 91       	pop	r29
    254c:	08 95       	ret

0000254e <GPIO_read_pin_argument>:
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
		  GPIO_read_pin_argument(GPIO_A,2,&x);
 */
GPIO_error_t GPIO_read_pin_argument(uint8 reg, uint8 pin, uint8 * data) {
    254e:	df 93       	push	r29
    2550:	cf 93       	push	r28
    2552:	00 d0       	rcall	.+0      	; 0x2554 <GPIO_read_pin_argument+0x6>
    2554:	00 d0       	rcall	.+0      	; 0x2556 <GPIO_read_pin_argument+0x8>
    2556:	0f 92       	push	r0
    2558:	cd b7       	in	r28, 0x3d	; 61
    255a:	de b7       	in	r29, 0x3e	; 62
    255c:	8a 83       	std	Y+2, r24	; 0x02
    255e:	6b 83       	std	Y+3, r22	; 0x03
    2560:	5d 83       	std	Y+5, r21	; 0x05
    2562:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    2564:	81 e0       	ldi	r24, 0x01	; 1
    2566:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS))
    2568:	8b 81       	ldd	r24, Y+3	; 0x03
    256a:	88 30       	cpi	r24, 0x08	; 8
    256c:	e8 f4       	brcc	.+58     	; 0x25a8 <GPIO_read_pin_argument+0x5a>
	{
		*data = GET_BIT(*registers_input[reg] , pin);
    256e:	8a 81       	ldd	r24, Y+2	; 0x02
    2570:	88 2f       	mov	r24, r24
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	88 0f       	add	r24, r24
    2576:	99 1f       	adc	r25, r25
    2578:	fc 01       	movw	r30, r24
    257a:	e0 59       	subi	r30, 0x90	; 144
    257c:	fe 4f       	sbci	r31, 0xFE	; 254
    257e:	01 90       	ld	r0, Z+
    2580:	f0 81       	ld	r31, Z
    2582:	e0 2d       	mov	r30, r0
    2584:	80 81       	ld	r24, Z
    2586:	28 2f       	mov	r18, r24
    2588:	30 e0       	ldi	r19, 0x00	; 0
    258a:	8b 81       	ldd	r24, Y+3	; 0x03
    258c:	88 2f       	mov	r24, r24
    258e:	90 e0       	ldi	r25, 0x00	; 0
    2590:	a9 01       	movw	r20, r18
    2592:	02 c0       	rjmp	.+4      	; 0x2598 <GPIO_read_pin_argument+0x4a>
    2594:	55 95       	asr	r21
    2596:	47 95       	ror	r20
    2598:	8a 95       	dec	r24
    259a:	e2 f7       	brpl	.-8      	; 0x2594 <GPIO_read_pin_argument+0x46>
    259c:	ca 01       	movw	r24, r20
    259e:	81 70       	andi	r24, 0x01	; 1
    25a0:	ec 81       	ldd	r30, Y+4	; 0x04
    25a2:	fd 81       	ldd	r31, Y+5	; 0x05
    25a4:	80 83       	st	Z, r24
    25a6:	02 c0       	rjmp	.+4      	; 0x25ac <GPIO_read_pin_argument+0x5e>
	}
	else
	{
		state = F_PASS;
    25a8:	82 e0       	ldi	r24, 0x02	; 2
    25aa:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    25ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    25ae:	0f 90       	pop	r0
    25b0:	0f 90       	pop	r0
    25b2:	0f 90       	pop	r0
    25b4:	0f 90       	pop	r0
    25b6:	0f 90       	pop	r0
    25b8:	cf 91       	pop	r28
    25ba:	df 91       	pop	r29
    25bc:	08 95       	ret

000025be <GPIO_read_pin>:

uint8 GPIO_read_pin(uint8 reg, uint8 pin)
{
    25be:	df 93       	push	r29
    25c0:	cf 93       	push	r28
    25c2:	00 d0       	rcall	.+0      	; 0x25c4 <GPIO_read_pin+0x6>
    25c4:	cd b7       	in	r28, 0x3d	; 61
    25c6:	de b7       	in	r29, 0x3e	; 62
    25c8:	89 83       	std	Y+1, r24	; 0x01
    25ca:	6a 83       	std	Y+2, r22	; 0x02
	return 	GET_BIT(*registers_input[reg] , pin );
    25cc:	89 81       	ldd	r24, Y+1	; 0x01
    25ce:	88 2f       	mov	r24, r24
    25d0:	90 e0       	ldi	r25, 0x00	; 0
    25d2:	88 0f       	add	r24, r24
    25d4:	99 1f       	adc	r25, r25
    25d6:	fc 01       	movw	r30, r24
    25d8:	e0 59       	subi	r30, 0x90	; 144
    25da:	fe 4f       	sbci	r31, 0xFE	; 254
    25dc:	01 90       	ld	r0, Z+
    25de:	f0 81       	ld	r31, Z
    25e0:	e0 2d       	mov	r30, r0
    25e2:	80 81       	ld	r24, Z
    25e4:	28 2f       	mov	r18, r24
    25e6:	30 e0       	ldi	r19, 0x00	; 0
    25e8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ea:	88 2f       	mov	r24, r24
    25ec:	90 e0       	ldi	r25, 0x00	; 0
    25ee:	a9 01       	movw	r20, r18
    25f0:	02 c0       	rjmp	.+4      	; 0x25f6 <GPIO_read_pin+0x38>
    25f2:	55 95       	asr	r21
    25f4:	47 95       	ror	r20
    25f6:	8a 95       	dec	r24
    25f8:	e2 f7       	brpl	.-8      	; 0x25f2 <GPIO_read_pin+0x34>
    25fa:	ca 01       	movw	r24, r20
    25fc:	81 70       	andi	r24, 0x01	; 1
}
    25fe:	0f 90       	pop	r0
    2600:	0f 90       	pop	r0
    2602:	cf 91       	pop	r28
    2604:	df 91       	pop	r29
    2606:	08 95       	ret

00002608 <GPIO_read_port_argument>:
 * Func : read_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
       : pin -> pin number (0,1,2,3,4,5,6,or 7)
	   : *val ->pointer to return the value in
 */
GPIO_error_t  GPIO_read_port_argument(uint8 reg, uint8 *val) {
    2608:	df 93       	push	r29
    260a:	cf 93       	push	r28
    260c:	00 d0       	rcall	.+0      	; 0x260e <GPIO_read_port_argument+0x6>
    260e:	00 d0       	rcall	.+0      	; 0x2610 <GPIO_read_port_argument+0x8>
    2610:	cd b7       	in	r28, 0x3d	; 61
    2612:	de b7       	in	r29, 0x3e	; 62
    2614:	8a 83       	std	Y+2, r24	; 0x02
    2616:	7c 83       	std	Y+4, r23	; 0x04
    2618:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t status=S_PASS;
    261a:	81 e0       	ldi	r24, 0x01	; 1
    261c:	89 83       	std	Y+1, r24	; 0x01
	if(reg<4)
    261e:	8a 81       	ldd	r24, Y+2	; 0x02
    2620:	84 30       	cpi	r24, 0x04	; 4
    2622:	80 f4       	brcc	.+32     	; 0x2644 <GPIO_read_port_argument+0x3c>
	{
		*val = ReadPort(*registers_input[reg]);
    2624:	8a 81       	ldd	r24, Y+2	; 0x02
    2626:	88 2f       	mov	r24, r24
    2628:	90 e0       	ldi	r25, 0x00	; 0
    262a:	88 0f       	add	r24, r24
    262c:	99 1f       	adc	r25, r25
    262e:	fc 01       	movw	r30, r24
    2630:	e0 59       	subi	r30, 0x90	; 144
    2632:	fe 4f       	sbci	r31, 0xFE	; 254
    2634:	01 90       	ld	r0, Z+
    2636:	f0 81       	ld	r31, Z
    2638:	e0 2d       	mov	r30, r0
    263a:	80 81       	ld	r24, Z
    263c:	eb 81       	ldd	r30, Y+3	; 0x03
    263e:	fc 81       	ldd	r31, Y+4	; 0x04
    2640:	80 83       	st	Z, r24
    2642:	02 c0       	rjmp	.+4      	; 0x2648 <GPIO_read_port_argument+0x40>
	}
	else
	{
		status=F_PASS;
    2644:	82 e0       	ldi	r24, 0x02	; 2
    2646:	89 83       	std	Y+1, r24	; 0x01
	}
	return status;
    2648:	89 81       	ldd	r24, Y+1	; 0x01
}
    264a:	0f 90       	pop	r0
    264c:	0f 90       	pop	r0
    264e:	0f 90       	pop	r0
    2650:	0f 90       	pop	r0
    2652:	cf 91       	pop	r28
    2654:	df 91       	pop	r29
    2656:	08 95       	ret

00002658 <GPIO_read_port>:
uint8 GPIO_read_port(uint8 reg) {
    2658:	df 93       	push	r29
    265a:	cf 93       	push	r28
    265c:	0f 92       	push	r0
    265e:	cd b7       	in	r28, 0x3d	; 61
    2660:	de b7       	in	r29, 0x3e	; 62
    2662:	89 83       	std	Y+1, r24	; 0x01
	return (ReadPort(*registers_input[reg]));
    2664:	89 81       	ldd	r24, Y+1	; 0x01
    2666:	88 2f       	mov	r24, r24
    2668:	90 e0       	ldi	r25, 0x00	; 0
    266a:	88 0f       	add	r24, r24
    266c:	99 1f       	adc	r25, r25
    266e:	fc 01       	movw	r30, r24
    2670:	e0 59       	subi	r30, 0x90	; 144
    2672:	fe 4f       	sbci	r31, 0xFE	; 254
    2674:	01 90       	ld	r0, Z+
    2676:	f0 81       	ld	r31, Z
    2678:	e0 2d       	mov	r30, r0
    267a:	80 81       	ld	r24, Z
}
    267c:	0f 90       	pop	r0
    267e:	cf 91       	pop	r28
    2680:	df 91       	pop	r29
    2682:	08 95       	ret

00002684 <GPIO_set_pullup>:

GPIO_error_t GPIO_set_pullup(uint8 reg, uint8 pin)
{
    2684:	df 93       	push	r29
    2686:	cf 93       	push	r28
    2688:	00 d0       	rcall	.+0      	; 0x268a <GPIO_set_pullup+0x6>
    268a:	0f 92       	push	r0
    268c:	cd b7       	in	r28, 0x3d	; 61
    268e:	de b7       	in	r29, 0x3e	; 62
    2690:	8a 83       	std	Y+2, r24	; 0x02
    2692:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    2698:	8b 81       	ldd	r24, Y+3	; 0x03
    269a:	88 30       	cpi	r24, 0x08	; 8
    269c:	88 f5       	brcc	.+98     	; 0x2700 <GPIO_set_pullup+0x7c>
	{
		WRITE_BIT(*registers_data[reg] , pin,GPIO_HIGH);
    269e:	8a 81       	ldd	r24, Y+2	; 0x02
    26a0:	88 2f       	mov	r24, r24
    26a2:	90 e0       	ldi	r25, 0x00	; 0
    26a4:	88 0f       	add	r24, r24
    26a6:	99 1f       	adc	r25, r25
    26a8:	fc 01       	movw	r30, r24
    26aa:	e8 59       	subi	r30, 0x98	; 152
    26ac:	fe 4f       	sbci	r31, 0xFE	; 254
    26ae:	a0 81       	ld	r26, Z
    26b0:	b1 81       	ldd	r27, Z+1	; 0x01
    26b2:	8a 81       	ldd	r24, Y+2	; 0x02
    26b4:	88 2f       	mov	r24, r24
    26b6:	90 e0       	ldi	r25, 0x00	; 0
    26b8:	88 0f       	add	r24, r24
    26ba:	99 1f       	adc	r25, r25
    26bc:	fc 01       	movw	r30, r24
    26be:	e8 59       	subi	r30, 0x98	; 152
    26c0:	fe 4f       	sbci	r31, 0xFE	; 254
    26c2:	01 90       	ld	r0, Z+
    26c4:	f0 81       	ld	r31, Z
    26c6:	e0 2d       	mov	r30, r0
    26c8:	80 81       	ld	r24, Z
    26ca:	48 2f       	mov	r20, r24
    26cc:	8b 81       	ldd	r24, Y+3	; 0x03
    26ce:	28 2f       	mov	r18, r24
    26d0:	30 e0       	ldi	r19, 0x00	; 0
    26d2:	81 e0       	ldi	r24, 0x01	; 1
    26d4:	90 e0       	ldi	r25, 0x00	; 0
    26d6:	02 c0       	rjmp	.+4      	; 0x26dc <GPIO_set_pullup+0x58>
    26d8:	88 0f       	add	r24, r24
    26da:	99 1f       	adc	r25, r25
    26dc:	2a 95       	dec	r18
    26de:	e2 f7       	brpl	.-8      	; 0x26d8 <GPIO_set_pullup+0x54>
    26e0:	80 95       	com	r24
    26e2:	48 23       	and	r20, r24
    26e4:	8b 81       	ldd	r24, Y+3	; 0x03
    26e6:	28 2f       	mov	r18, r24
    26e8:	30 e0       	ldi	r19, 0x00	; 0
    26ea:	81 e0       	ldi	r24, 0x01	; 1
    26ec:	90 e0       	ldi	r25, 0x00	; 0
    26ee:	02 2e       	mov	r0, r18
    26f0:	02 c0       	rjmp	.+4      	; 0x26f6 <GPIO_set_pullup+0x72>
    26f2:	88 0f       	add	r24, r24
    26f4:	99 1f       	adc	r25, r25
    26f6:	0a 94       	dec	r0
    26f8:	e2 f7       	brpl	.-8      	; 0x26f2 <GPIO_set_pullup+0x6e>
    26fa:	84 2b       	or	r24, r20
    26fc:	8c 93       	st	X, r24
    26fe:	02 c0       	rjmp	.+4      	; 0x2704 <GPIO_set_pullup+0x80>
	}
	else
	{
		state = F_PASS;
    2700:	82 e0       	ldi	r24, 0x02	; 2
    2702:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    2704:	89 81       	ldd	r24, Y+1	; 0x01
}
    2706:	0f 90       	pop	r0
    2708:	0f 90       	pop	r0
    270a:	0f 90       	pop	r0
    270c:	cf 91       	pop	r28
    270e:	df 91       	pop	r29
    2710:	08 95       	ret

00002712 <GPIO_set_pulldown>:
GPIO_error_t GPIO_set_pulldown(uint8 reg, uint8 pin)
{
    2712:	df 93       	push	r29
    2714:	cf 93       	push	r28
    2716:	00 d0       	rcall	.+0      	; 0x2718 <GPIO_set_pulldown+0x6>
    2718:	0f 92       	push	r0
    271a:	cd b7       	in	r28, 0x3d	; 61
    271c:	de b7       	in	r29, 0x3e	; 62
    271e:	8a 83       	std	Y+2, r24	; 0x02
    2720:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    2722:	81 e0       	ldi	r24, 0x01	; 1
    2724:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    2726:	8b 81       	ldd	r24, Y+3	; 0x03
    2728:	88 30       	cpi	r24, 0x08	; 8
    272a:	30 f5       	brcc	.+76     	; 0x2778 <GPIO_set_pulldown+0x66>
	{
		WRITE_BIT(*registers_data[reg] , pin,LOW);
    272c:	8a 81       	ldd	r24, Y+2	; 0x02
    272e:	88 2f       	mov	r24, r24
    2730:	90 e0       	ldi	r25, 0x00	; 0
    2732:	88 0f       	add	r24, r24
    2734:	99 1f       	adc	r25, r25
    2736:	fc 01       	movw	r30, r24
    2738:	e8 59       	subi	r30, 0x98	; 152
    273a:	fe 4f       	sbci	r31, 0xFE	; 254
    273c:	a0 81       	ld	r26, Z
    273e:	b1 81       	ldd	r27, Z+1	; 0x01
    2740:	8a 81       	ldd	r24, Y+2	; 0x02
    2742:	88 2f       	mov	r24, r24
    2744:	90 e0       	ldi	r25, 0x00	; 0
    2746:	88 0f       	add	r24, r24
    2748:	99 1f       	adc	r25, r25
    274a:	fc 01       	movw	r30, r24
    274c:	e8 59       	subi	r30, 0x98	; 152
    274e:	fe 4f       	sbci	r31, 0xFE	; 254
    2750:	01 90       	ld	r0, Z+
    2752:	f0 81       	ld	r31, Z
    2754:	e0 2d       	mov	r30, r0
    2756:	80 81       	ld	r24, Z
    2758:	48 2f       	mov	r20, r24
    275a:	8b 81       	ldd	r24, Y+3	; 0x03
    275c:	28 2f       	mov	r18, r24
    275e:	30 e0       	ldi	r19, 0x00	; 0
    2760:	81 e0       	ldi	r24, 0x01	; 1
    2762:	90 e0       	ldi	r25, 0x00	; 0
    2764:	02 2e       	mov	r0, r18
    2766:	02 c0       	rjmp	.+4      	; 0x276c <GPIO_set_pulldown+0x5a>
    2768:	88 0f       	add	r24, r24
    276a:	99 1f       	adc	r25, r25
    276c:	0a 94       	dec	r0
    276e:	e2 f7       	brpl	.-8      	; 0x2768 <GPIO_set_pulldown+0x56>
    2770:	80 95       	com	r24
    2772:	84 23       	and	r24, r20
    2774:	8c 93       	st	X, r24
    2776:	02 c0       	rjmp	.+4      	; 0x277c <GPIO_set_pulldown+0x6a>
	}
	else
	{
		state = F_PASS;
    2778:	82 e0       	ldi	r24, 0x02	; 2
    277a:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    277c:	89 81       	ldd	r24, Y+1	; 0x01
}
    277e:	0f 90       	pop	r0
    2780:	0f 90       	pop	r0
    2782:	0f 90       	pop	r0
    2784:	cf 91       	pop	r28
    2786:	df 91       	pop	r29
    2788:	08 95       	ret

0000278a <GPIO_set_gpiopad>:
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
    278a:	df 93       	push	r29
    278c:	cf 93       	push	r28
    278e:	0f 92       	push	r0
    2790:	cd b7       	in	r28, 0x3d	; 61
    2792:	de b7       	in	r29, 0x3e	; 62
	for (uint8 index=0;index<=MAX_PINS;index++)
    2794:	19 82       	std	Y+1, r1	; 0x01
    2796:	31 c0       	rjmp	.+98     	; 0x27fa <GPIO_set_gpiopad+0x70>
	{
		if (GPIO_pad.pin_select[index]==1)
    2798:	89 81       	ldd	r24, Y+1	; 0x01
    279a:	28 2f       	mov	r18, r24
    279c:	30 e0       	ldi	r19, 0x00	; 0
    279e:	ce 01       	movw	r24, r28
    27a0:	07 96       	adiw	r24, 0x07	; 7
    27a2:	fc 01       	movw	r30, r24
    27a4:	e2 0f       	add	r30, r18
    27a6:	f3 1f       	adc	r31, r19
    27a8:	80 81       	ld	r24, Z
    27aa:	81 30       	cpi	r24, 0x01	; 1
    27ac:	19 f5       	brne	.+70     	; 0x27f4 <GPIO_set_gpiopad+0x6a>
		{
			GPIO_init_pin(GPIO_pad.port_name ,index , GPIO_pad.pin_direction[index]);
    27ae:	4e 81       	ldd	r20, Y+6	; 0x06
    27b0:	89 81       	ldd	r24, Y+1	; 0x01
    27b2:	28 2f       	mov	r18, r24
    27b4:	30 e0       	ldi	r19, 0x00	; 0
    27b6:	ce 01       	movw	r24, r28
    27b8:	0f 96       	adiw	r24, 0x0f	; 15
    27ba:	fc 01       	movw	r30, r24
    27bc:	e2 0f       	add	r30, r18
    27be:	f3 1f       	adc	r31, r19
    27c0:	90 81       	ld	r25, Z
    27c2:	84 2f       	mov	r24, r20
    27c4:	69 81       	ldd	r22, Y+1	; 0x01
    27c6:	49 2f       	mov	r20, r25
    27c8:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
			if (GPIO_pad.pin_res_type[index]==1)
    27cc:	89 81       	ldd	r24, Y+1	; 0x01
    27ce:	28 2f       	mov	r18, r24
    27d0:	30 e0       	ldi	r19, 0x00	; 0
    27d2:	ce 01       	movw	r24, r28
    27d4:	47 96       	adiw	r24, 0x17	; 23
    27d6:	fc 01       	movw	r30, r24
    27d8:	e2 0f       	add	r30, r18
    27da:	f3 1f       	adc	r31, r19
    27dc:	80 81       	ld	r24, Z
    27de:	81 30       	cpi	r24, 0x01	; 1
    27e0:	29 f4       	brne	.+10     	; 0x27ec <GPIO_set_gpiopad+0x62>
			{
				GPIO_set_pullup(GPIO_pad.port_name,index);
    27e2:	8e 81       	ldd	r24, Y+6	; 0x06
    27e4:	69 81       	ldd	r22, Y+1	; 0x01
    27e6:	0e 94 42 13 	call	0x2684	; 0x2684 <GPIO_set_pullup>
    27ea:	04 c0       	rjmp	.+8      	; 0x27f4 <GPIO_set_gpiopad+0x6a>
			}else
			{
				GPIO_set_pulldown(GPIO_pad.port_name,index);
    27ec:	8e 81       	ldd	r24, Y+6	; 0x06
    27ee:	69 81       	ldd	r22, Y+1	; 0x01
    27f0:	0e 94 89 13 	call	0x2712	; 0x2712 <GPIO_set_pulldown>
	}
	return state;
}
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
	for (uint8 index=0;index<=MAX_PINS;index++)
    27f4:	89 81       	ldd	r24, Y+1	; 0x01
    27f6:	8f 5f       	subi	r24, 0xFF	; 255
    27f8:	89 83       	std	Y+1, r24	; 0x01
    27fa:	89 81       	ldd	r24, Y+1	; 0x01
    27fc:	88 30       	cpi	r24, 0x08	; 8
    27fe:	60 f2       	brcs	.-104    	; 0x2798 <GPIO_set_gpiopad+0xe>
				GPIO_set_pulldown(GPIO_pad.port_name,index);
			}

		}
	}
}
    2800:	0f 90       	pop	r0
    2802:	cf 91       	pop	r28
    2804:	df 91       	pop	r29
    2806:	08 95       	ret

00002808 <init_GPIO_INT0_interrupt>:

/************************************************************************/
/*                      Interrupt Functions                             */
/************************************************************************/
static void init_GPIO_INT0_interrupt(GPIO_interrupt_t *obj){
    2808:	df 93       	push	r29
    280a:	cf 93       	push	r28
    280c:	00 d0       	rcall	.+0      	; 0x280e <init_GPIO_INT0_interrupt+0x6>
    280e:	cd b7       	in	r28, 0x3d	; 61
    2810:	de b7       	in	r29, 0x3e	; 62
    2812:	9a 83       	std	Y+2, r25	; 0x02
    2814:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int0_ptr = obj->interruptFunctionPtr;//local pointerto function ->fun//setcallback
    2816:	e9 81       	ldd	r30, Y+1	; 0x01
    2818:	fa 81       	ldd	r31, Y+2	; 0x02
    281a:	82 81       	ldd	r24, Z+2	; 0x02
    281c:	93 81       	ldd	r25, Z+3	; 0x03
    281e:	90 93 dd 01 	sts	0x01DD, r25
    2822:	80 93 dc 01 	sts	0x01DC, r24
	WRITE_BIT(GICR , PIN_6 , HIGH);//Peripheral interrupt 0
    2826:	ab e5       	ldi	r26, 0x5B	; 91
    2828:	b0 e0       	ldi	r27, 0x00	; 0
    282a:	eb e5       	ldi	r30, 0x5B	; 91
    282c:	f0 e0       	ldi	r31, 0x00	; 0
    282e:	80 81       	ld	r24, Z
    2830:	80 64       	ori	r24, 0x40	; 64
    2832:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    2834:	e9 81       	ldd	r30, Y+1	; 0x01
    2836:	fa 81       	ldd	r31, Y+2	; 0x02
    2838:	81 81       	ldd	r24, Z+1	; 0x01
    283a:	81 30       	cpi	r24, 0x01	; 1
    283c:	79 f4       	brne	.+30     	; 0x285c <init_GPIO_INT0_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    283e:	a5 e5       	ldi	r26, 0x55	; 85
    2840:	b0 e0       	ldi	r27, 0x00	; 0
    2842:	e5 e5       	ldi	r30, 0x55	; 85
    2844:	f0 e0       	ldi	r31, 0x00	; 0
    2846:	80 81       	ld	r24, Z
    2848:	8e 7f       	andi	r24, 0xFE	; 254
    284a:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    284c:	a5 e5       	ldi	r26, 0x55	; 85
    284e:	b0 e0       	ldi	r27, 0x00	; 0
    2850:	e5 e5       	ldi	r30, 0x55	; 85
    2852:	f0 e0       	ldi	r31, 0x00	; 0
    2854:	80 81       	ld	r24, Z
    2856:	8d 7f       	andi	r24, 0xFD	; 253
    2858:	8c 93       	st	X, r24
    285a:	3b c0       	rjmp	.+118    	; 0x28d2 <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    285c:	e9 81       	ldd	r30, Y+1	; 0x01
    285e:	fa 81       	ldd	r31, Y+2	; 0x02
    2860:	81 81       	ldd	r24, Z+1	; 0x01
    2862:	82 30       	cpi	r24, 0x02	; 2
    2864:	79 f4       	brne	.+30     	; 0x2884 <init_GPIO_INT0_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    2866:	a5 e5       	ldi	r26, 0x55	; 85
    2868:	b0 e0       	ldi	r27, 0x00	; 0
    286a:	e5 e5       	ldi	r30, 0x55	; 85
    286c:	f0 e0       	ldi	r31, 0x00	; 0
    286e:	80 81       	ld	r24, Z
    2870:	81 60       	ori	r24, 0x01	; 1
    2872:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    2874:	a5 e5       	ldi	r26, 0x55	; 85
    2876:	b0 e0       	ldi	r27, 0x00	; 0
    2878:	e5 e5       	ldi	r30, 0x55	; 85
    287a:	f0 e0       	ldi	r31, 0x00	; 0
    287c:	80 81       	ld	r24, Z
    287e:	8d 7f       	andi	r24, 0xFD	; 253
    2880:	8c 93       	st	X, r24
    2882:	27 c0       	rjmp	.+78     	; 0x28d2 <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    2884:	e9 81       	ldd	r30, Y+1	; 0x01
    2886:	fa 81       	ldd	r31, Y+2	; 0x02
    2888:	81 81       	ldd	r24, Z+1	; 0x01
    288a:	83 30       	cpi	r24, 0x03	; 3
    288c:	79 f4       	brne	.+30     	; 0x28ac <init_GPIO_INT0_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    288e:	a5 e5       	ldi	r26, 0x55	; 85
    2890:	b0 e0       	ldi	r27, 0x00	; 0
    2892:	e5 e5       	ldi	r30, 0x55	; 85
    2894:	f0 e0       	ldi	r31, 0x00	; 0
    2896:	80 81       	ld	r24, Z
    2898:	8e 7f       	andi	r24, 0xFE	; 254
    289a:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    289c:	a5 e5       	ldi	r26, 0x55	; 85
    289e:	b0 e0       	ldi	r27, 0x00	; 0
    28a0:	e5 e5       	ldi	r30, 0x55	; 85
    28a2:	f0 e0       	ldi	r31, 0x00	; 0
    28a4:	80 81       	ld	r24, Z
    28a6:	82 60       	ori	r24, 0x02	; 2
    28a8:	8c 93       	st	X, r24
    28aa:	13 c0       	rjmp	.+38     	; 0x28d2 <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    28ac:	e9 81       	ldd	r30, Y+1	; 0x01
    28ae:	fa 81       	ldd	r31, Y+2	; 0x02
    28b0:	81 81       	ldd	r24, Z+1	; 0x01
    28b2:	84 30       	cpi	r24, 0x04	; 4
    28b4:	71 f4       	brne	.+28     	; 0x28d2 <init_GPIO_INT0_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    28b6:	a5 e5       	ldi	r26, 0x55	; 85
    28b8:	b0 e0       	ldi	r27, 0x00	; 0
    28ba:	e5 e5       	ldi	r30, 0x55	; 85
    28bc:	f0 e0       	ldi	r31, 0x00	; 0
    28be:	80 81       	ld	r24, Z
    28c0:	81 60       	ori	r24, 0x01	; 1
    28c2:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    28c4:	a5 e5       	ldi	r26, 0x55	; 85
    28c6:	b0 e0       	ldi	r27, 0x00	; 0
    28c8:	e5 e5       	ldi	r30, 0x55	; 85
    28ca:	f0 e0       	ldi	r31, 0x00	; 0
    28cc:	80 81       	ld	r24, Z
    28ce:	82 60       	ori	r24, 0x02	; 2
    28d0:	8c 93       	st	X, r24
	}
}
    28d2:	0f 90       	pop	r0
    28d4:	0f 90       	pop	r0
    28d6:	cf 91       	pop	r28
    28d8:	df 91       	pop	r29
    28da:	08 95       	ret

000028dc <init_GPIO_INT1_interrupt>:
//-----------------------------------------------------------------------
static void init_GPIO_INT1_interrupt(GPIO_interrupt_t *obj){
    28dc:	df 93       	push	r29
    28de:	cf 93       	push	r28
    28e0:	00 d0       	rcall	.+0      	; 0x28e2 <init_GPIO_INT1_interrupt+0x6>
    28e2:	cd b7       	in	r28, 0x3d	; 61
    28e4:	de b7       	in	r29, 0x3e	; 62
    28e6:	9a 83       	std	Y+2, r25	; 0x02
    28e8:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int1_ptr = obj->interruptFunctionPtr;
    28ea:	e9 81       	ldd	r30, Y+1	; 0x01
    28ec:	fa 81       	ldd	r31, Y+2	; 0x02
    28ee:	82 81       	ldd	r24, Z+2	; 0x02
    28f0:	93 81       	ldd	r25, Z+3	; 0x03
    28f2:	90 93 df 01 	sts	0x01DF, r25
    28f6:	80 93 de 01 	sts	0x01DE, r24
	WRITE_BIT(GICR , PIN_7 , HIGH);
    28fa:	ab e5       	ldi	r26, 0x5B	; 91
    28fc:	b0 e0       	ldi	r27, 0x00	; 0
    28fe:	eb e5       	ldi	r30, 0x5B	; 91
    2900:	f0 e0       	ldi	r31, 0x00	; 0
    2902:	80 81       	ld	r24, Z
    2904:	80 68       	ori	r24, 0x80	; 128
    2906:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    2908:	e9 81       	ldd	r30, Y+1	; 0x01
    290a:	fa 81       	ldd	r31, Y+2	; 0x02
    290c:	81 81       	ldd	r24, Z+1	; 0x01
    290e:	81 30       	cpi	r24, 0x01	; 1
    2910:	79 f4       	brne	.+30     	; 0x2930 <init_GPIO_INT1_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    2912:	a5 e5       	ldi	r26, 0x55	; 85
    2914:	b0 e0       	ldi	r27, 0x00	; 0
    2916:	e5 e5       	ldi	r30, 0x55	; 85
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	8b 7f       	andi	r24, 0xFB	; 251
    291e:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    2920:	a5 e5       	ldi	r26, 0x55	; 85
    2922:	b0 e0       	ldi	r27, 0x00	; 0
    2924:	e5 e5       	ldi	r30, 0x55	; 85
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	80 81       	ld	r24, Z
    292a:	87 7f       	andi	r24, 0xF7	; 247
    292c:	8c 93       	st	X, r24
    292e:	3b c0       	rjmp	.+118    	; 0x29a6 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    2930:	e9 81       	ldd	r30, Y+1	; 0x01
    2932:	fa 81       	ldd	r31, Y+2	; 0x02
    2934:	81 81       	ldd	r24, Z+1	; 0x01
    2936:	82 30       	cpi	r24, 0x02	; 2
    2938:	79 f4       	brne	.+30     	; 0x2958 <init_GPIO_INT1_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    293a:	a5 e5       	ldi	r26, 0x55	; 85
    293c:	b0 e0       	ldi	r27, 0x00	; 0
    293e:	e5 e5       	ldi	r30, 0x55	; 85
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	80 81       	ld	r24, Z
    2944:	84 60       	ori	r24, 0x04	; 4
    2946:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    2948:	a5 e5       	ldi	r26, 0x55	; 85
    294a:	b0 e0       	ldi	r27, 0x00	; 0
    294c:	e5 e5       	ldi	r30, 0x55	; 85
    294e:	f0 e0       	ldi	r31, 0x00	; 0
    2950:	80 81       	ld	r24, Z
    2952:	87 7f       	andi	r24, 0xF7	; 247
    2954:	8c 93       	st	X, r24
    2956:	27 c0       	rjmp	.+78     	; 0x29a6 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    2958:	e9 81       	ldd	r30, Y+1	; 0x01
    295a:	fa 81       	ldd	r31, Y+2	; 0x02
    295c:	81 81       	ldd	r24, Z+1	; 0x01
    295e:	83 30       	cpi	r24, 0x03	; 3
    2960:	79 f4       	brne	.+30     	; 0x2980 <init_GPIO_INT1_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    2962:	a5 e5       	ldi	r26, 0x55	; 85
    2964:	b0 e0       	ldi	r27, 0x00	; 0
    2966:	e5 e5       	ldi	r30, 0x55	; 85
    2968:	f0 e0       	ldi	r31, 0x00	; 0
    296a:	80 81       	ld	r24, Z
    296c:	8b 7f       	andi	r24, 0xFB	; 251
    296e:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    2970:	a5 e5       	ldi	r26, 0x55	; 85
    2972:	b0 e0       	ldi	r27, 0x00	; 0
    2974:	e5 e5       	ldi	r30, 0x55	; 85
    2976:	f0 e0       	ldi	r31, 0x00	; 0
    2978:	80 81       	ld	r24, Z
    297a:	88 60       	ori	r24, 0x08	; 8
    297c:	8c 93       	st	X, r24
    297e:	13 c0       	rjmp	.+38     	; 0x29a6 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    2980:	e9 81       	ldd	r30, Y+1	; 0x01
    2982:	fa 81       	ldd	r31, Y+2	; 0x02
    2984:	81 81       	ldd	r24, Z+1	; 0x01
    2986:	84 30       	cpi	r24, 0x04	; 4
    2988:	71 f4       	brne	.+28     	; 0x29a6 <init_GPIO_INT1_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    298a:	a5 e5       	ldi	r26, 0x55	; 85
    298c:	b0 e0       	ldi	r27, 0x00	; 0
    298e:	e5 e5       	ldi	r30, 0x55	; 85
    2990:	f0 e0       	ldi	r31, 0x00	; 0
    2992:	80 81       	ld	r24, Z
    2994:	84 60       	ori	r24, 0x04	; 4
    2996:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    2998:	a5 e5       	ldi	r26, 0x55	; 85
    299a:	b0 e0       	ldi	r27, 0x00	; 0
    299c:	e5 e5       	ldi	r30, 0x55	; 85
    299e:	f0 e0       	ldi	r31, 0x00	; 0
    29a0:	80 81       	ld	r24, Z
    29a2:	88 60       	ori	r24, 0x08	; 8
    29a4:	8c 93       	st	X, r24
	}

}
    29a6:	0f 90       	pop	r0
    29a8:	0f 90       	pop	r0
    29aa:	cf 91       	pop	r28
    29ac:	df 91       	pop	r29
    29ae:	08 95       	ret

000029b0 <init_GPIO_INT2_interrupt>:
//----------------------------------------------------------------------
static void init_GPIO_INT2_interrupt(GPIO_interrupt_t *obj){
    29b0:	df 93       	push	r29
    29b2:	cf 93       	push	r28
    29b4:	00 d0       	rcall	.+0      	; 0x29b6 <init_GPIO_INT2_interrupt+0x6>
    29b6:	cd b7       	in	r28, 0x3d	; 61
    29b8:	de b7       	in	r29, 0x3e	; 62
    29ba:	9a 83       	std	Y+2, r25	; 0x02
    29bc:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int2_ptr = obj->interruptFunctionPtr;//localptr
    29be:	e9 81       	ldd	r30, Y+1	; 0x01
    29c0:	fa 81       	ldd	r31, Y+2	; 0x02
    29c2:	82 81       	ldd	r24, Z+2	; 0x02
    29c4:	93 81       	ldd	r25, Z+3	; 0x03
    29c6:	90 93 e1 01 	sts	0x01E1, r25
    29ca:	80 93 e0 01 	sts	0x01E0, r24
	WRITE_BIT(GICR , PIN_5 , HIGH);
    29ce:	ab e5       	ldi	r26, 0x5B	; 91
    29d0:	b0 e0       	ldi	r27, 0x00	; 0
    29d2:	eb e5       	ldi	r30, 0x5B	; 91
    29d4:	f0 e0       	ldi	r31, 0x00	; 0
    29d6:	80 81       	ld	r24, Z
    29d8:	80 62       	ori	r24, 0x20	; 32
    29da:	8c 93       	st	X, r24

	if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    29dc:	e9 81       	ldd	r30, Y+1	; 0x01
    29de:	fa 81       	ldd	r31, Y+2	; 0x02
    29e0:	81 81       	ldd	r24, Z+1	; 0x01
    29e2:	83 30       	cpi	r24, 0x03	; 3
    29e4:	41 f4       	brne	.+16     	; 0x29f6 <init_GPIO_INT2_interrupt+0x46>
	{
		WRITE_BIT(MCUCSR , PIN_6 , LOW);
    29e6:	a4 e5       	ldi	r26, 0x54	; 84
    29e8:	b0 e0       	ldi	r27, 0x00	; 0
    29ea:	e4 e5       	ldi	r30, 0x54	; 84
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	80 81       	ld	r24, Z
    29f0:	8f 7b       	andi	r24, 0xBF	; 191
    29f2:	8c 93       	st	X, r24
    29f4:	0c c0       	rjmp	.+24     	; 0x2a0e <init_GPIO_INT2_interrupt+0x5e>

	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    29f6:	e9 81       	ldd	r30, Y+1	; 0x01
    29f8:	fa 81       	ldd	r31, Y+2	; 0x02
    29fa:	81 81       	ldd	r24, Z+1	; 0x01
    29fc:	84 30       	cpi	r24, 0x04	; 4
    29fe:	39 f4       	brne	.+14     	; 0x2a0e <init_GPIO_INT2_interrupt+0x5e>
	{
		WRITE_BIT(MCUCSR , PIN_6 , HIGH);
    2a00:	a4 e5       	ldi	r26, 0x54	; 84
    2a02:	b0 e0       	ldi	r27, 0x00	; 0
    2a04:	e4 e5       	ldi	r30, 0x54	; 84
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	80 81       	ld	r24, Z
    2a0a:	80 64       	ori	r24, 0x40	; 64
    2a0c:	8c 93       	st	X, r24
	}

}
    2a0e:	0f 90       	pop	r0
    2a10:	0f 90       	pop	r0
    2a12:	cf 91       	pop	r28
    2a14:	df 91       	pop	r29
    2a16:	08 95       	ret

00002a18 <GPIO_init_interrupt>:
//-----------------------------------------------------------------------

void GPIO_init_interrupt(GPIO_interrupt_t *obj){
    2a18:	df 93       	push	r29
    2a1a:	cf 93       	push	r28
    2a1c:	00 d0       	rcall	.+0      	; 0x2a1e <GPIO_init_interrupt+0x6>
    2a1e:	cd b7       	in	r28, 0x3d	; 61
    2a20:	de b7       	in	r29, 0x3e	; 62
    2a22:	9a 83       	std	Y+2, r25	; 0x02
    2a24:	89 83       	std	Y+1, r24	; 0x01

	//sei();//global interrupt enable
	if (obj->interruptPinSelect == EXT_INTERRPUT_INT0_PD2)
    2a26:	e9 81       	ldd	r30, Y+1	; 0x01
    2a28:	fa 81       	ldd	r31, Y+2	; 0x02
    2a2a:	80 81       	ld	r24, Z
    2a2c:	81 30       	cpi	r24, 0x01	; 1
    2a2e:	29 f4       	brne	.+10     	; 0x2a3a <GPIO_init_interrupt+0x22>
	{
		init_GPIO_INT0_interrupt(obj);
    2a30:	89 81       	ldd	r24, Y+1	; 0x01
    2a32:	9a 81       	ldd	r25, Y+2	; 0x02
    2a34:	0e 94 04 14 	call	0x2808	; 0x2808 <init_GPIO_INT0_interrupt>
    2a38:	13 c0       	rjmp	.+38     	; 0x2a60 <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT1_PD3)
    2a3a:	e9 81       	ldd	r30, Y+1	; 0x01
    2a3c:	fa 81       	ldd	r31, Y+2	; 0x02
    2a3e:	80 81       	ld	r24, Z
    2a40:	82 30       	cpi	r24, 0x02	; 2
    2a42:	29 f4       	brne	.+10     	; 0x2a4e <GPIO_init_interrupt+0x36>
	{
		init_GPIO_INT1_interrupt(obj);
    2a44:	89 81       	ldd	r24, Y+1	; 0x01
    2a46:	9a 81       	ldd	r25, Y+2	; 0x02
    2a48:	0e 94 6e 14 	call	0x28dc	; 0x28dc <init_GPIO_INT1_interrupt>
    2a4c:	09 c0       	rjmp	.+18     	; 0x2a60 <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT2_PB2)
    2a4e:	e9 81       	ldd	r30, Y+1	; 0x01
    2a50:	fa 81       	ldd	r31, Y+2	; 0x02
    2a52:	80 81       	ld	r24, Z
    2a54:	83 30       	cpi	r24, 0x03	; 3
    2a56:	21 f4       	brne	.+8      	; 0x2a60 <GPIO_init_interrupt+0x48>
	{
		init_GPIO_INT2_interrupt(obj);
    2a58:	89 81       	ldd	r24, Y+1	; 0x01
    2a5a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a5c:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <init_GPIO_INT2_interrupt>
}
	}
    2a60:	0f 90       	pop	r0
    2a62:	0f 90       	pop	r0
    2a64:	cf 91       	pop	r28
    2a66:	df 91       	pop	r29
    2a68:	08 95       	ret

00002a6a <__vector_1>:
//------------------------------------------
ISR(INT0_vect){
    2a6a:	1f 92       	push	r1
    2a6c:	0f 92       	push	r0
    2a6e:	0f b6       	in	r0, 0x3f	; 63
    2a70:	0f 92       	push	r0
    2a72:	11 24       	eor	r1, r1
    2a74:	2f 93       	push	r18
    2a76:	3f 93       	push	r19
    2a78:	4f 93       	push	r20
    2a7a:	5f 93       	push	r21
    2a7c:	6f 93       	push	r22
    2a7e:	7f 93       	push	r23
    2a80:	8f 93       	push	r24
    2a82:	9f 93       	push	r25
    2a84:	af 93       	push	r26
    2a86:	bf 93       	push	r27
    2a88:	ef 93       	push	r30
    2a8a:	ff 93       	push	r31
    2a8c:	df 93       	push	r29
    2a8e:	cf 93       	push	r28
    2a90:	cd b7       	in	r28, 0x3d	; 61
    2a92:	de b7       	in	r29, 0x3e	; 62

	GPIO_int0_ptr();
    2a94:	e0 91 dc 01 	lds	r30, 0x01DC
    2a98:	f0 91 dd 01 	lds	r31, 0x01DD
    2a9c:	09 95       	icall
}
    2a9e:	cf 91       	pop	r28
    2aa0:	df 91       	pop	r29
    2aa2:	ff 91       	pop	r31
    2aa4:	ef 91       	pop	r30
    2aa6:	bf 91       	pop	r27
    2aa8:	af 91       	pop	r26
    2aaa:	9f 91       	pop	r25
    2aac:	8f 91       	pop	r24
    2aae:	7f 91       	pop	r23
    2ab0:	6f 91       	pop	r22
    2ab2:	5f 91       	pop	r21
    2ab4:	4f 91       	pop	r20
    2ab6:	3f 91       	pop	r19
    2ab8:	2f 91       	pop	r18
    2aba:	0f 90       	pop	r0
    2abc:	0f be       	out	0x3f, r0	; 63
    2abe:	0f 90       	pop	r0
    2ac0:	1f 90       	pop	r1
    2ac2:	18 95       	reti

00002ac4 <__vector_2>:
//-------------------------------------
ISR(INT1_vect){
    2ac4:	1f 92       	push	r1
    2ac6:	0f 92       	push	r0
    2ac8:	0f b6       	in	r0, 0x3f	; 63
    2aca:	0f 92       	push	r0
    2acc:	11 24       	eor	r1, r1
    2ace:	2f 93       	push	r18
    2ad0:	3f 93       	push	r19
    2ad2:	4f 93       	push	r20
    2ad4:	5f 93       	push	r21
    2ad6:	6f 93       	push	r22
    2ad8:	7f 93       	push	r23
    2ada:	8f 93       	push	r24
    2adc:	9f 93       	push	r25
    2ade:	af 93       	push	r26
    2ae0:	bf 93       	push	r27
    2ae2:	ef 93       	push	r30
    2ae4:	ff 93       	push	r31
    2ae6:	df 93       	push	r29
    2ae8:	cf 93       	push	r28
    2aea:	cd b7       	in	r28, 0x3d	; 61
    2aec:	de b7       	in	r29, 0x3e	; 62
	(*GPIO_int1_ptr)();
    2aee:	e0 91 de 01 	lds	r30, 0x01DE
    2af2:	f0 91 df 01 	lds	r31, 0x01DF
    2af6:	09 95       	icall
}
    2af8:	cf 91       	pop	r28
    2afa:	df 91       	pop	r29
    2afc:	ff 91       	pop	r31
    2afe:	ef 91       	pop	r30
    2b00:	bf 91       	pop	r27
    2b02:	af 91       	pop	r26
    2b04:	9f 91       	pop	r25
    2b06:	8f 91       	pop	r24
    2b08:	7f 91       	pop	r23
    2b0a:	6f 91       	pop	r22
    2b0c:	5f 91       	pop	r21
    2b0e:	4f 91       	pop	r20
    2b10:	3f 91       	pop	r19
    2b12:	2f 91       	pop	r18
    2b14:	0f 90       	pop	r0
    2b16:	0f be       	out	0x3f, r0	; 63
    2b18:	0f 90       	pop	r0
    2b1a:	1f 90       	pop	r1
    2b1c:	18 95       	reti

00002b1e <__vector_3>:
//-----------------------------------
ISR(INT2_vect){
    2b1e:	1f 92       	push	r1
    2b20:	0f 92       	push	r0
    2b22:	0f b6       	in	r0, 0x3f	; 63
    2b24:	0f 92       	push	r0
    2b26:	11 24       	eor	r1, r1
    2b28:	2f 93       	push	r18
    2b2a:	3f 93       	push	r19
    2b2c:	4f 93       	push	r20
    2b2e:	5f 93       	push	r21
    2b30:	6f 93       	push	r22
    2b32:	7f 93       	push	r23
    2b34:	8f 93       	push	r24
    2b36:	9f 93       	push	r25
    2b38:	af 93       	push	r26
    2b3a:	bf 93       	push	r27
    2b3c:	ef 93       	push	r30
    2b3e:	ff 93       	push	r31
    2b40:	df 93       	push	r29
    2b42:	cf 93       	push	r28
    2b44:	cd b7       	in	r28, 0x3d	; 61
    2b46:	de b7       	in	r29, 0x3e	; 62
	(*GPIO_int2_ptr)();
    2b48:	e0 91 e0 01 	lds	r30, 0x01E0
    2b4c:	f0 91 e1 01 	lds	r31, 0x01E1
    2b50:	09 95       	icall
}
    2b52:	cf 91       	pop	r28
    2b54:	df 91       	pop	r29
    2b56:	ff 91       	pop	r31
    2b58:	ef 91       	pop	r30
    2b5a:	bf 91       	pop	r27
    2b5c:	af 91       	pop	r26
    2b5e:	9f 91       	pop	r25
    2b60:	8f 91       	pop	r24
    2b62:	7f 91       	pop	r23
    2b64:	6f 91       	pop	r22
    2b66:	5f 91       	pop	r21
    2b68:	4f 91       	pop	r20
    2b6a:	3f 91       	pop	r19
    2b6c:	2f 91       	pop	r18
    2b6e:	0f 90       	pop	r0
    2b70:	0f be       	out	0x3f, r0	; 63
    2b72:	0f 90       	pop	r0
    2b74:	1f 90       	pop	r1
    2b76:	18 95       	reti

00002b78 <GPRS_init>:

#include "../../Service/UART_Services.h"
#include "../03 LCD/LCD.h"
extern  uint8 DataOutput[100];
void GPRS_init()
{
    2b78:	df 93       	push	r29
    2b7a:	cf 93       	push	r28
    2b7c:	cd b7       	in	r28, 0x3d	; 61
    2b7e:	de b7       	in	r29, 0x3e	; 62
    2b80:	2e 97       	sbiw	r28, 0x0e	; 14
    2b82:	0f b6       	in	r0, 0x3f	; 63
    2b84:	f8 94       	cli
    2b86:	de bf       	out	0x3e, r29	; 62
    2b88:	0f be       	out	0x3f, r0	; 63
    2b8a:	cd bf       	out	0x3d, r28	; 61
	UART_Init();
    2b8c:	0e 94 a5 07 	call	0xf4a	; 0xf4a <UART_Init>
	UART_SendString((uint8 *)"ATE0\r");//disable echo
    2b90:	80 e6       	ldi	r24, 0x60	; 96
    2b92:	90 e0       	ldi	r25, 0x00	; 0
    2b94:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    2b98:	80 e0       	ldi	r24, 0x00	; 0
    2b9a:	90 e0       	ldi	r25, 0x00	; 0
    2b9c:	aa ef       	ldi	r26, 0xFA	; 250
    2b9e:	b3 e4       	ldi	r27, 0x43	; 67
    2ba0:	8b 87       	std	Y+11, r24	; 0x0b
    2ba2:	9c 87       	std	Y+12, r25	; 0x0c
    2ba4:	ad 87       	std	Y+13, r26	; 0x0d
    2ba6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ba8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2baa:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bac:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bae:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bb0:	20 e0       	ldi	r18, 0x00	; 0
    2bb2:	30 e0       	ldi	r19, 0x00	; 0
    2bb4:	4a ef       	ldi	r20, 0xFA	; 250
    2bb6:	54 e4       	ldi	r21, 0x44	; 68
    2bb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bbc:	dc 01       	movw	r26, r24
    2bbe:	cb 01       	movw	r24, r22
    2bc0:	8f 83       	std	Y+7, r24	; 0x07
    2bc2:	98 87       	std	Y+8, r25	; 0x08
    2bc4:	a9 87       	std	Y+9, r26	; 0x09
    2bc6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2bc8:	6f 81       	ldd	r22, Y+7	; 0x07
    2bca:	78 85       	ldd	r23, Y+8	; 0x08
    2bcc:	89 85       	ldd	r24, Y+9	; 0x09
    2bce:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bd0:	20 e0       	ldi	r18, 0x00	; 0
    2bd2:	30 e0       	ldi	r19, 0x00	; 0
    2bd4:	40 e8       	ldi	r20, 0x80	; 128
    2bd6:	5f e3       	ldi	r21, 0x3F	; 63
    2bd8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2bdc:	88 23       	and	r24, r24
    2bde:	2c f4       	brge	.+10     	; 0x2bea <GPRS_init+0x72>
		__ticks = 1;
    2be0:	81 e0       	ldi	r24, 0x01	; 1
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	9e 83       	std	Y+6, r25	; 0x06
    2be6:	8d 83       	std	Y+5, r24	; 0x05
    2be8:	3f c0       	rjmp	.+126    	; 0x2c68 <GPRS_init+0xf0>
	else if (__tmp > 65535)
    2bea:	6f 81       	ldd	r22, Y+7	; 0x07
    2bec:	78 85       	ldd	r23, Y+8	; 0x08
    2bee:	89 85       	ldd	r24, Y+9	; 0x09
    2bf0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bf2:	20 e0       	ldi	r18, 0x00	; 0
    2bf4:	3f ef       	ldi	r19, 0xFF	; 255
    2bf6:	4f e7       	ldi	r20, 0x7F	; 127
    2bf8:	57 e4       	ldi	r21, 0x47	; 71
    2bfa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2bfe:	18 16       	cp	r1, r24
    2c00:	4c f5       	brge	.+82     	; 0x2c54 <GPRS_init+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c02:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c04:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c06:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c08:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c0a:	20 e0       	ldi	r18, 0x00	; 0
    2c0c:	30 e0       	ldi	r19, 0x00	; 0
    2c0e:	40 e2       	ldi	r20, 0x20	; 32
    2c10:	51 e4       	ldi	r21, 0x41	; 65
    2c12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c16:	dc 01       	movw	r26, r24
    2c18:	cb 01       	movw	r24, r22
    2c1a:	bc 01       	movw	r22, r24
    2c1c:	cd 01       	movw	r24, r26
    2c1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c22:	dc 01       	movw	r26, r24
    2c24:	cb 01       	movw	r24, r22
    2c26:	9e 83       	std	Y+6, r25	; 0x06
    2c28:	8d 83       	std	Y+5, r24	; 0x05
    2c2a:	0f c0       	rjmp	.+30     	; 0x2c4a <GPRS_init+0xd2>
    2c2c:	88 ec       	ldi	r24, 0xC8	; 200
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	9c 83       	std	Y+4, r25	; 0x04
    2c32:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2c34:	8b 81       	ldd	r24, Y+3	; 0x03
    2c36:	9c 81       	ldd	r25, Y+4	; 0x04
    2c38:	01 97       	sbiw	r24, 0x01	; 1
    2c3a:	f1 f7       	brne	.-4      	; 0x2c38 <GPRS_init+0xc0>
    2c3c:	9c 83       	std	Y+4, r25	; 0x04
    2c3e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c40:	8d 81       	ldd	r24, Y+5	; 0x05
    2c42:	9e 81       	ldd	r25, Y+6	; 0x06
    2c44:	01 97       	sbiw	r24, 0x01	; 1
    2c46:	9e 83       	std	Y+6, r25	; 0x06
    2c48:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c4a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c4c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c4e:	00 97       	sbiw	r24, 0x00	; 0
    2c50:	69 f7       	brne	.-38     	; 0x2c2c <GPRS_init+0xb4>
    2c52:	14 c0       	rjmp	.+40     	; 0x2c7c <GPRS_init+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c54:	6f 81       	ldd	r22, Y+7	; 0x07
    2c56:	78 85       	ldd	r23, Y+8	; 0x08
    2c58:	89 85       	ldd	r24, Y+9	; 0x09
    2c5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c60:	dc 01       	movw	r26, r24
    2c62:	cb 01       	movw	r24, r22
    2c64:	9e 83       	std	Y+6, r25	; 0x06
    2c66:	8d 83       	std	Y+5, r24	; 0x05
    2c68:	8d 81       	ldd	r24, Y+5	; 0x05
    2c6a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c6c:	9a 83       	std	Y+2, r25	; 0x02
    2c6e:	89 83       	std	Y+1, r24	; 0x01
    2c70:	89 81       	ldd	r24, Y+1	; 0x01
    2c72:	9a 81       	ldd	r25, Y+2	; 0x02
    2c74:	01 97       	sbiw	r24, 0x01	; 1
    2c76:	f1 f7       	brne	.-4      	; 0x2c74 <GPRS_init+0xfc>
    2c78:	9a 83       	std	Y+2, r25	; 0x02
    2c7a:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(500);
//	UART_SendString("AT+CGATT?\r");//AT+CGATT AT command is used to attach or detach the device to packet domain service. 1 GRPS
//	_delay_ms(2000);
//	UART_SendString("AT+CIPMUX=0\r");//AT+CIPMUX AT command configures the device for a single or multi IP connection.
//	_delay_ms(2000);
}
    2c7c:	2e 96       	adiw	r28, 0x0e	; 14
    2c7e:	0f b6       	in	r0, 0x3f	; 63
    2c80:	f8 94       	cli
    2c82:	de bf       	out	0x3e, r29	; 62
    2c84:	0f be       	out	0x3f, r0	; 63
    2c86:	cd bf       	out	0x3d, r28	; 61
    2c88:	cf 91       	pop	r28
    2c8a:	df 91       	pop	r29
    2c8c:	08 95       	ret

00002c8e <GPRS_SentMessage>:
/***************************************/
/* Example Input: "01112932885"        */
/***************************************/
void GPRS_SentMessage(uint8 *Number,uint8*Message)
{
    2c8e:	df 93       	push	r29
    2c90:	cf 93       	push	r28
    2c92:	cd b7       	in	r28, 0x3d	; 61
    2c94:	de b7       	in	r29, 0x3e	; 62
    2c96:	ee 97       	sbiw	r28, 0x3e	; 62
    2c98:	0f b6       	in	r0, 0x3f	; 63
    2c9a:	f8 94       	cli
    2c9c:	de bf       	out	0x3e, r29	; 62
    2c9e:	0f be       	out	0x3f, r0	; 63
    2ca0:	cd bf       	out	0x3d, r28	; 61
    2ca2:	9c af       	std	Y+60, r25	; 0x3c
    2ca4:	8b af       	std	Y+59, r24	; 0x3b
    2ca6:	7e af       	std	Y+62, r23	; 0x3e
    2ca8:	6d af       	std	Y+61, r22	; 0x3d
	cli();
    2caa:	f8 94       	cli

	uint8 FormatCommand[30]={0};
    2cac:	8e e1       	ldi	r24, 0x1E	; 30
    2cae:	fe 01       	movw	r30, r28
    2cb0:	7d 96       	adiw	r30, 0x1d	; 29
    2cb2:	df 01       	movw	r26, r30
    2cb4:	98 2f       	mov	r25, r24
    2cb6:	1d 92       	st	X+, r1
    2cb8:	9a 95       	dec	r25
    2cba:	e9 f7       	brne	.-6      	; 0x2cb6 <GPRS_SentMessage+0x28>

	UART_SendString((uint8 *)"AT+CMGF=1\r");//AT+CMGS At command is used to send SMS message.
    2cbc:	86 e6       	ldi	r24, 0x66	; 102
    2cbe:	90 e0       	ldi	r25, 0x00	; 0
    2cc0:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    2cc4:	80 e0       	ldi	r24, 0x00	; 0
    2cc6:	90 e0       	ldi	r25, 0x00	; 0
    2cc8:	a8 e4       	ldi	r26, 0x48	; 72
    2cca:	b3 e4       	ldi	r27, 0x43	; 67
    2ccc:	89 8f       	std	Y+25, r24	; 0x19
    2cce:	9a 8f       	std	Y+26, r25	; 0x1a
    2cd0:	ab 8f       	std	Y+27, r26	; 0x1b
    2cd2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2cd4:	69 8d       	ldd	r22, Y+25	; 0x19
    2cd6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2cd8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2cda:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2cdc:	20 e0       	ldi	r18, 0x00	; 0
    2cde:	30 e0       	ldi	r19, 0x00	; 0
    2ce0:	4a ef       	ldi	r20, 0xFA	; 250
    2ce2:	54 e4       	ldi	r21, 0x44	; 68
    2ce4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ce8:	dc 01       	movw	r26, r24
    2cea:	cb 01       	movw	r24, r22
    2cec:	8d 8b       	std	Y+21, r24	; 0x15
    2cee:	9e 8b       	std	Y+22, r25	; 0x16
    2cf0:	af 8b       	std	Y+23, r26	; 0x17
    2cf2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2cf4:	6d 89       	ldd	r22, Y+21	; 0x15
    2cf6:	7e 89       	ldd	r23, Y+22	; 0x16
    2cf8:	8f 89       	ldd	r24, Y+23	; 0x17
    2cfa:	98 8d       	ldd	r25, Y+24	; 0x18
    2cfc:	20 e0       	ldi	r18, 0x00	; 0
    2cfe:	30 e0       	ldi	r19, 0x00	; 0
    2d00:	40 e8       	ldi	r20, 0x80	; 128
    2d02:	5f e3       	ldi	r21, 0x3F	; 63
    2d04:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2d08:	88 23       	and	r24, r24
    2d0a:	2c f4       	brge	.+10     	; 0x2d16 <GPRS_SentMessage+0x88>
		__ticks = 1;
    2d0c:	81 e0       	ldi	r24, 0x01	; 1
    2d0e:	90 e0       	ldi	r25, 0x00	; 0
    2d10:	9c 8b       	std	Y+20, r25	; 0x14
    2d12:	8b 8b       	std	Y+19, r24	; 0x13
    2d14:	3f c0       	rjmp	.+126    	; 0x2d94 <GPRS_SentMessage+0x106>
	else if (__tmp > 65535)
    2d16:	6d 89       	ldd	r22, Y+21	; 0x15
    2d18:	7e 89       	ldd	r23, Y+22	; 0x16
    2d1a:	8f 89       	ldd	r24, Y+23	; 0x17
    2d1c:	98 8d       	ldd	r25, Y+24	; 0x18
    2d1e:	20 e0       	ldi	r18, 0x00	; 0
    2d20:	3f ef       	ldi	r19, 0xFF	; 255
    2d22:	4f e7       	ldi	r20, 0x7F	; 127
    2d24:	57 e4       	ldi	r21, 0x47	; 71
    2d26:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2d2a:	18 16       	cp	r1, r24
    2d2c:	4c f5       	brge	.+82     	; 0x2d80 <GPRS_SentMessage+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d2e:	69 8d       	ldd	r22, Y+25	; 0x19
    2d30:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2d32:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2d34:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2d36:	20 e0       	ldi	r18, 0x00	; 0
    2d38:	30 e0       	ldi	r19, 0x00	; 0
    2d3a:	40 e2       	ldi	r20, 0x20	; 32
    2d3c:	51 e4       	ldi	r21, 0x41	; 65
    2d3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d42:	dc 01       	movw	r26, r24
    2d44:	cb 01       	movw	r24, r22
    2d46:	bc 01       	movw	r22, r24
    2d48:	cd 01       	movw	r24, r26
    2d4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d4e:	dc 01       	movw	r26, r24
    2d50:	cb 01       	movw	r24, r22
    2d52:	9c 8b       	std	Y+20, r25	; 0x14
    2d54:	8b 8b       	std	Y+19, r24	; 0x13
    2d56:	0f c0       	rjmp	.+30     	; 0x2d76 <GPRS_SentMessage+0xe8>
    2d58:	88 ec       	ldi	r24, 0xC8	; 200
    2d5a:	90 e0       	ldi	r25, 0x00	; 0
    2d5c:	9a 8b       	std	Y+18, r25	; 0x12
    2d5e:	89 8b       	std	Y+17, r24	; 0x11
    2d60:	89 89       	ldd	r24, Y+17	; 0x11
    2d62:	9a 89       	ldd	r25, Y+18	; 0x12
    2d64:	01 97       	sbiw	r24, 0x01	; 1
    2d66:	f1 f7       	brne	.-4      	; 0x2d64 <GPRS_SentMessage+0xd6>
    2d68:	9a 8b       	std	Y+18, r25	; 0x12
    2d6a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d6c:	8b 89       	ldd	r24, Y+19	; 0x13
    2d6e:	9c 89       	ldd	r25, Y+20	; 0x14
    2d70:	01 97       	sbiw	r24, 0x01	; 1
    2d72:	9c 8b       	std	Y+20, r25	; 0x14
    2d74:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d76:	8b 89       	ldd	r24, Y+19	; 0x13
    2d78:	9c 89       	ldd	r25, Y+20	; 0x14
    2d7a:	00 97       	sbiw	r24, 0x00	; 0
    2d7c:	69 f7       	brne	.-38     	; 0x2d58 <GPRS_SentMessage+0xca>
    2d7e:	14 c0       	rjmp	.+40     	; 0x2da8 <GPRS_SentMessage+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d80:	6d 89       	ldd	r22, Y+21	; 0x15
    2d82:	7e 89       	ldd	r23, Y+22	; 0x16
    2d84:	8f 89       	ldd	r24, Y+23	; 0x17
    2d86:	98 8d       	ldd	r25, Y+24	; 0x18
    2d88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d8c:	dc 01       	movw	r26, r24
    2d8e:	cb 01       	movw	r24, r22
    2d90:	9c 8b       	std	Y+20, r25	; 0x14
    2d92:	8b 8b       	std	Y+19, r24	; 0x13
    2d94:	8b 89       	ldd	r24, Y+19	; 0x13
    2d96:	9c 89       	ldd	r25, Y+20	; 0x14
    2d98:	98 8b       	std	Y+16, r25	; 0x10
    2d9a:	8f 87       	std	Y+15, r24	; 0x0f
    2d9c:	8f 85       	ldd	r24, Y+15	; 0x0f
    2d9e:	98 89       	ldd	r25, Y+16	; 0x10
    2da0:	01 97       	sbiw	r24, 0x01	; 1
    2da2:	f1 f7       	brne	.-4      	; 0x2da0 <GPRS_SentMessage+0x112>
    2da4:	98 8b       	std	Y+16, r25	; 0x10
    2da6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(200);

	sprintf((char*)FormatCommand, (char*)"AT+CMGS=\"+2%s\"\r",Number);
    2da8:	00 d0       	rcall	.+0      	; 0x2daa <GPRS_SentMessage+0x11c>
    2daa:	00 d0       	rcall	.+0      	; 0x2dac <GPRS_SentMessage+0x11e>
    2dac:	00 d0       	rcall	.+0      	; 0x2dae <GPRS_SentMessage+0x120>
    2dae:	ed b7       	in	r30, 0x3d	; 61
    2db0:	fe b7       	in	r31, 0x3e	; 62
    2db2:	31 96       	adiw	r30, 0x01	; 1
    2db4:	ce 01       	movw	r24, r28
    2db6:	4d 96       	adiw	r24, 0x1d	; 29
    2db8:	91 83       	std	Z+1, r25	; 0x01
    2dba:	80 83       	st	Z, r24
    2dbc:	81 e7       	ldi	r24, 0x71	; 113
    2dbe:	90 e0       	ldi	r25, 0x00	; 0
    2dc0:	93 83       	std	Z+3, r25	; 0x03
    2dc2:	82 83       	std	Z+2, r24	; 0x02
    2dc4:	8b ad       	ldd	r24, Y+59	; 0x3b
    2dc6:	9c ad       	ldd	r25, Y+60	; 0x3c
    2dc8:	95 83       	std	Z+5, r25	; 0x05
    2dca:	84 83       	std	Z+4, r24	; 0x04
    2dcc:	0e 94 a7 28 	call	0x514e	; 0x514e <sprintf>
    2dd0:	ad b7       	in	r26, 0x3d	; 61
    2dd2:	be b7       	in	r27, 0x3e	; 62
    2dd4:	16 96       	adiw	r26, 0x06	; 6
    2dd6:	0f b6       	in	r0, 0x3f	; 63
    2dd8:	f8 94       	cli
    2dda:	be bf       	out	0x3e, r27	; 62
    2ddc:	0f be       	out	0x3f, r0	; 63
    2dde:	ad bf       	out	0x3d, r26	; 61
	UART_SendString(FormatCommand);
    2de0:	ce 01       	movw	r24, r28
    2de2:	4d 96       	adiw	r24, 0x1d	; 29
    2de4:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    2de8:	80 e0       	ldi	r24, 0x00	; 0
    2dea:	90 e0       	ldi	r25, 0x00	; 0
    2dec:	aa e7       	ldi	r26, 0x7A	; 122
    2dee:	b4 e4       	ldi	r27, 0x44	; 68
    2df0:	8b 87       	std	Y+11, r24	; 0x0b
    2df2:	9c 87       	std	Y+12, r25	; 0x0c
    2df4:	ad 87       	std	Y+13, r26	; 0x0d
    2df6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2df8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2dfa:	7c 85       	ldd	r23, Y+12	; 0x0c
    2dfc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2dfe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e00:	20 e0       	ldi	r18, 0x00	; 0
    2e02:	30 e0       	ldi	r19, 0x00	; 0
    2e04:	4a ef       	ldi	r20, 0xFA	; 250
    2e06:	54 e4       	ldi	r21, 0x44	; 68
    2e08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e0c:	dc 01       	movw	r26, r24
    2e0e:	cb 01       	movw	r24, r22
    2e10:	8f 83       	std	Y+7, r24	; 0x07
    2e12:	98 87       	std	Y+8, r25	; 0x08
    2e14:	a9 87       	std	Y+9, r26	; 0x09
    2e16:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e18:	6f 81       	ldd	r22, Y+7	; 0x07
    2e1a:	78 85       	ldd	r23, Y+8	; 0x08
    2e1c:	89 85       	ldd	r24, Y+9	; 0x09
    2e1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e20:	20 e0       	ldi	r18, 0x00	; 0
    2e22:	30 e0       	ldi	r19, 0x00	; 0
    2e24:	40 e8       	ldi	r20, 0x80	; 128
    2e26:	5f e3       	ldi	r21, 0x3F	; 63
    2e28:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e2c:	88 23       	and	r24, r24
    2e2e:	2c f4       	brge	.+10     	; 0x2e3a <GPRS_SentMessage+0x1ac>
		__ticks = 1;
    2e30:	81 e0       	ldi	r24, 0x01	; 1
    2e32:	90 e0       	ldi	r25, 0x00	; 0
    2e34:	9e 83       	std	Y+6, r25	; 0x06
    2e36:	8d 83       	std	Y+5, r24	; 0x05
    2e38:	3f c0       	rjmp	.+126    	; 0x2eb8 <GPRS_SentMessage+0x22a>
	else if (__tmp > 65535)
    2e3a:	6f 81       	ldd	r22, Y+7	; 0x07
    2e3c:	78 85       	ldd	r23, Y+8	; 0x08
    2e3e:	89 85       	ldd	r24, Y+9	; 0x09
    2e40:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e42:	20 e0       	ldi	r18, 0x00	; 0
    2e44:	3f ef       	ldi	r19, 0xFF	; 255
    2e46:	4f e7       	ldi	r20, 0x7F	; 127
    2e48:	57 e4       	ldi	r21, 0x47	; 71
    2e4a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e4e:	18 16       	cp	r1, r24
    2e50:	4c f5       	brge	.+82     	; 0x2ea4 <GPRS_SentMessage+0x216>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e52:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e54:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e56:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e58:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e5a:	20 e0       	ldi	r18, 0x00	; 0
    2e5c:	30 e0       	ldi	r19, 0x00	; 0
    2e5e:	40 e2       	ldi	r20, 0x20	; 32
    2e60:	51 e4       	ldi	r21, 0x41	; 65
    2e62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e66:	dc 01       	movw	r26, r24
    2e68:	cb 01       	movw	r24, r22
    2e6a:	bc 01       	movw	r22, r24
    2e6c:	cd 01       	movw	r24, r26
    2e6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e72:	dc 01       	movw	r26, r24
    2e74:	cb 01       	movw	r24, r22
    2e76:	9e 83       	std	Y+6, r25	; 0x06
    2e78:	8d 83       	std	Y+5, r24	; 0x05
    2e7a:	0f c0       	rjmp	.+30     	; 0x2e9a <GPRS_SentMessage+0x20c>
    2e7c:	88 ec       	ldi	r24, 0xC8	; 200
    2e7e:	90 e0       	ldi	r25, 0x00	; 0
    2e80:	9c 83       	std	Y+4, r25	; 0x04
    2e82:	8b 83       	std	Y+3, r24	; 0x03
    2e84:	8b 81       	ldd	r24, Y+3	; 0x03
    2e86:	9c 81       	ldd	r25, Y+4	; 0x04
    2e88:	01 97       	sbiw	r24, 0x01	; 1
    2e8a:	f1 f7       	brne	.-4      	; 0x2e88 <GPRS_SentMessage+0x1fa>
    2e8c:	9c 83       	std	Y+4, r25	; 0x04
    2e8e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e90:	8d 81       	ldd	r24, Y+5	; 0x05
    2e92:	9e 81       	ldd	r25, Y+6	; 0x06
    2e94:	01 97       	sbiw	r24, 0x01	; 1
    2e96:	9e 83       	std	Y+6, r25	; 0x06
    2e98:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e9a:	8d 81       	ldd	r24, Y+5	; 0x05
    2e9c:	9e 81       	ldd	r25, Y+6	; 0x06
    2e9e:	00 97       	sbiw	r24, 0x00	; 0
    2ea0:	69 f7       	brne	.-38     	; 0x2e7c <GPRS_SentMessage+0x1ee>
    2ea2:	14 c0       	rjmp	.+40     	; 0x2ecc <GPRS_SentMessage+0x23e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ea4:	6f 81       	ldd	r22, Y+7	; 0x07
    2ea6:	78 85       	ldd	r23, Y+8	; 0x08
    2ea8:	89 85       	ldd	r24, Y+9	; 0x09
    2eaa:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eb0:	dc 01       	movw	r26, r24
    2eb2:	cb 01       	movw	r24, r22
    2eb4:	9e 83       	std	Y+6, r25	; 0x06
    2eb6:	8d 83       	std	Y+5, r24	; 0x05
    2eb8:	8d 81       	ldd	r24, Y+5	; 0x05
    2eba:	9e 81       	ldd	r25, Y+6	; 0x06
    2ebc:	9a 83       	std	Y+2, r25	; 0x02
    2ebe:	89 83       	std	Y+1, r24	; 0x01
    2ec0:	89 81       	ldd	r24, Y+1	; 0x01
    2ec2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ec4:	01 97       	sbiw	r24, 0x01	; 1
    2ec6:	f1 f7       	brne	.-4      	; 0x2ec4 <GPRS_SentMessage+0x236>
    2ec8:	9a 83       	std	Y+2, r25	; 0x02
    2eca:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1000);
	//sprintf((char*)FormatCommand, (char*)"%s",Message);
	UART_SendString((uint8 *)Message);
    2ecc:	8d ad       	ldd	r24, Y+61	; 0x3d
    2ece:	9e ad       	ldd	r25, Y+62	; 0x3e
    2ed0:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
	UART_SendByte(0x1A);
    2ed4:	8a e1       	ldi	r24, 0x1A	; 26
    2ed6:	90 e0       	ldi	r25, 0x00	; 0
    2ed8:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
	sei();
    2edc:	78 94       	sei

}
    2ede:	ee 96       	adiw	r28, 0x3e	; 62
    2ee0:	0f b6       	in	r0, 0x3f	; 63
    2ee2:	f8 94       	cli
    2ee4:	de bf       	out	0x3e, r29	; 62
    2ee6:	0f be       	out	0x3f, r0	; 63
    2ee8:	cd bf       	out	0x3d, r28	; 61
    2eea:	cf 91       	pop	r28
    2eec:	df 91       	pop	r29
    2eee:	08 95       	ret

00002ef0 <GPRS_CallDial>:
/***************************************/
/* Example Input: "01112932885         */
/***************************************/
void GPRS_CallDial(uint8 *Number)
{
    2ef0:	df 93       	push	r29
    2ef2:	cf 93       	push	r28
    2ef4:	cd b7       	in	r28, 0x3d	; 61
    2ef6:	de b7       	in	r29, 0x3e	; 62
    2ef8:	a0 97       	sbiw	r28, 0x20	; 32
    2efa:	0f b6       	in	r0, 0x3f	; 63
    2efc:	f8 94       	cli
    2efe:	de bf       	out	0x3e, r29	; 62
    2f00:	0f be       	out	0x3f, r0	; 63
    2f02:	cd bf       	out	0x3d, r28	; 61
    2f04:	98 a3       	std	Y+32, r25	; 0x20
    2f06:	8f 8f       	std	Y+31, r24	; 0x1f
	cli();
    2f08:	f8 94       	cli
	uint8 FormatCommand[30]={0};
    2f0a:	8e e1       	ldi	r24, 0x1E	; 30
    2f0c:	fe 01       	movw	r30, r28
    2f0e:	31 96       	adiw	r30, 0x01	; 1
    2f10:	df 01       	movw	r26, r30
    2f12:	98 2f       	mov	r25, r24
    2f14:	1d 92       	st	X+, r1
    2f16:	9a 95       	dec	r25
    2f18:	e9 f7       	brne	.-6      	; 0x2f14 <GPRS_CallDial+0x24>
	sprintf(FormatCommand,"ATD%s;\r",Number);
    2f1a:	00 d0       	rcall	.+0      	; 0x2f1c <GPRS_CallDial+0x2c>
    2f1c:	00 d0       	rcall	.+0      	; 0x2f1e <GPRS_CallDial+0x2e>
    2f1e:	00 d0       	rcall	.+0      	; 0x2f20 <GPRS_CallDial+0x30>
    2f20:	ed b7       	in	r30, 0x3d	; 61
    2f22:	fe b7       	in	r31, 0x3e	; 62
    2f24:	31 96       	adiw	r30, 0x01	; 1
    2f26:	ce 01       	movw	r24, r28
    2f28:	01 96       	adiw	r24, 0x01	; 1
    2f2a:	91 83       	std	Z+1, r25	; 0x01
    2f2c:	80 83       	st	Z, r24
    2f2e:	81 e8       	ldi	r24, 0x81	; 129
    2f30:	90 e0       	ldi	r25, 0x00	; 0
    2f32:	93 83       	std	Z+3, r25	; 0x03
    2f34:	82 83       	std	Z+2, r24	; 0x02
    2f36:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2f38:	98 a1       	ldd	r25, Y+32	; 0x20
    2f3a:	95 83       	std	Z+5, r25	; 0x05
    2f3c:	84 83       	std	Z+4, r24	; 0x04
    2f3e:	0e 94 a7 28 	call	0x514e	; 0x514e <sprintf>
    2f42:	ad b7       	in	r26, 0x3d	; 61
    2f44:	be b7       	in	r27, 0x3e	; 62
    2f46:	16 96       	adiw	r26, 0x06	; 6
    2f48:	0f b6       	in	r0, 0x3f	; 63
    2f4a:	f8 94       	cli
    2f4c:	be bf       	out	0x3e, r27	; 62
    2f4e:	0f be       	out	0x3f, r0	; 63
    2f50:	ad bf       	out	0x3d, r26	; 61
	UART_SendString(FormatCommand);
    2f52:	ce 01       	movw	r24, r28
    2f54:	01 96       	adiw	r24, 0x01	; 1
    2f56:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
	sei();
    2f5a:	78 94       	sei

}
    2f5c:	a0 96       	adiw	r28, 0x20	; 32
    2f5e:	0f b6       	in	r0, 0x3f	; 63
    2f60:	f8 94       	cli
    2f62:	de bf       	out	0x3e, r29	; 62
    2f64:	0f be       	out	0x3f, r0	; 63
    2f66:	cd bf       	out	0x3d, r28	; 61
    2f68:	cf 91       	pop	r28
    2f6a:	df 91       	pop	r29
    2f6c:	08 95       	ret

00002f6e <GPRS_GetIPInit>:

uint8* GPRS_GetIPInit()
{
    2f6e:	0f 93       	push	r16
    2f70:	1f 93       	push	r17
    2f72:	df 93       	push	r29
    2f74:	cf 93       	push	r28
    2f76:	cd b7       	in	r28, 0x3d	; 61
    2f78:	de b7       	in	r29, 0x3e	; 62
    2f7a:	cc 57       	subi	r28, 0x7C	; 124
    2f7c:	d0 40       	sbci	r29, 0x00	; 0
    2f7e:	0f b6       	in	r0, 0x3f	; 63
    2f80:	f8 94       	cli
    2f82:	de bf       	out	0x3e, r29	; 62
    2f84:	0f be       	out	0x3f, r0	; 63
    2f86:	cd bf       	out	0x3d, r28	; 61

	uint8 FormatCommand[40]={0};
    2f88:	ce 01       	movw	r24, r28
    2f8a:	8b 5a       	subi	r24, 0xAB	; 171
    2f8c:	9f 4f       	sbci	r25, 0xFF	; 255
    2f8e:	28 e2       	ldi	r18, 0x28	; 40
    2f90:	fc 01       	movw	r30, r24
    2f92:	df 01       	movw	r26, r30
    2f94:	82 2f       	mov	r24, r18
    2f96:	1d 92       	st	X+, r1
    2f98:	8a 95       	dec	r24
    2f9a:	e9 f7       	brne	.-6      	; 0x2f96 <GPRS_GetIPInit+0x28>
	//UART_SendString("AT+CREG?\r");
	//_delay_ms(2000);

	UART_SendString("AT+CIPSHUT\r");//AT+CIPSHUT will close the GPRS PDP context.
    2f9c:	89 e8       	ldi	r24, 0x89	; 137
    2f9e:	90 e0       	ldi	r25, 0x00	; 0
    2fa0:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    2fa4:	fe 01       	movw	r30, r28
    2fa6:	ef 5a       	subi	r30, 0xAF	; 175
    2fa8:	ff 4f       	sbci	r31, 0xFF	; 255
    2faa:	80 e0       	ldi	r24, 0x00	; 0
    2fac:	90 e0       	ldi	r25, 0x00	; 0
    2fae:	aa ef       	ldi	r26, 0xFA	; 250
    2fb0:	b4 e4       	ldi	r27, 0x44	; 68
    2fb2:	80 83       	st	Z, r24
    2fb4:	91 83       	std	Z+1, r25	; 0x01
    2fb6:	a2 83       	std	Z+2, r26	; 0x02
    2fb8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fba:	8e 01       	movw	r16, r28
    2fbc:	03 5b       	subi	r16, 0xB3	; 179
    2fbe:	1f 4f       	sbci	r17, 0xFF	; 255
    2fc0:	fe 01       	movw	r30, r28
    2fc2:	ef 5a       	subi	r30, 0xAF	; 175
    2fc4:	ff 4f       	sbci	r31, 0xFF	; 255
    2fc6:	60 81       	ld	r22, Z
    2fc8:	71 81       	ldd	r23, Z+1	; 0x01
    2fca:	82 81       	ldd	r24, Z+2	; 0x02
    2fcc:	93 81       	ldd	r25, Z+3	; 0x03
    2fce:	20 e0       	ldi	r18, 0x00	; 0
    2fd0:	30 e0       	ldi	r19, 0x00	; 0
    2fd2:	4a ef       	ldi	r20, 0xFA	; 250
    2fd4:	54 e4       	ldi	r21, 0x44	; 68
    2fd6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fda:	dc 01       	movw	r26, r24
    2fdc:	cb 01       	movw	r24, r22
    2fde:	f8 01       	movw	r30, r16
    2fe0:	80 83       	st	Z, r24
    2fe2:	91 83       	std	Z+1, r25	; 0x01
    2fe4:	a2 83       	std	Z+2, r26	; 0x02
    2fe6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2fe8:	fe 01       	movw	r30, r28
    2fea:	e3 5b       	subi	r30, 0xB3	; 179
    2fec:	ff 4f       	sbci	r31, 0xFF	; 255
    2fee:	60 81       	ld	r22, Z
    2ff0:	71 81       	ldd	r23, Z+1	; 0x01
    2ff2:	82 81       	ldd	r24, Z+2	; 0x02
    2ff4:	93 81       	ldd	r25, Z+3	; 0x03
    2ff6:	20 e0       	ldi	r18, 0x00	; 0
    2ff8:	30 e0       	ldi	r19, 0x00	; 0
    2ffa:	40 e8       	ldi	r20, 0x80	; 128
    2ffc:	5f e3       	ldi	r21, 0x3F	; 63
    2ffe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3002:	88 23       	and	r24, r24
    3004:	44 f4       	brge	.+16     	; 0x3016 <GPRS_GetIPInit+0xa8>
		__ticks = 1;
    3006:	fe 01       	movw	r30, r28
    3008:	e5 5b       	subi	r30, 0xB5	; 181
    300a:	ff 4f       	sbci	r31, 0xFF	; 255
    300c:	81 e0       	ldi	r24, 0x01	; 1
    300e:	90 e0       	ldi	r25, 0x00	; 0
    3010:	91 83       	std	Z+1, r25	; 0x01
    3012:	80 83       	st	Z, r24
    3014:	64 c0       	rjmp	.+200    	; 0x30de <GPRS_GetIPInit+0x170>
	else if (__tmp > 65535)
    3016:	fe 01       	movw	r30, r28
    3018:	e3 5b       	subi	r30, 0xB3	; 179
    301a:	ff 4f       	sbci	r31, 0xFF	; 255
    301c:	60 81       	ld	r22, Z
    301e:	71 81       	ldd	r23, Z+1	; 0x01
    3020:	82 81       	ldd	r24, Z+2	; 0x02
    3022:	93 81       	ldd	r25, Z+3	; 0x03
    3024:	20 e0       	ldi	r18, 0x00	; 0
    3026:	3f ef       	ldi	r19, 0xFF	; 255
    3028:	4f e7       	ldi	r20, 0x7F	; 127
    302a:	57 e4       	ldi	r21, 0x47	; 71
    302c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3030:	18 16       	cp	r1, r24
    3032:	0c f0       	brlt	.+2      	; 0x3036 <GPRS_GetIPInit+0xc8>
    3034:	43 c0       	rjmp	.+134    	; 0x30bc <GPRS_GetIPInit+0x14e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3036:	fe 01       	movw	r30, r28
    3038:	ef 5a       	subi	r30, 0xAF	; 175
    303a:	ff 4f       	sbci	r31, 0xFF	; 255
    303c:	60 81       	ld	r22, Z
    303e:	71 81       	ldd	r23, Z+1	; 0x01
    3040:	82 81       	ldd	r24, Z+2	; 0x02
    3042:	93 81       	ldd	r25, Z+3	; 0x03
    3044:	20 e0       	ldi	r18, 0x00	; 0
    3046:	30 e0       	ldi	r19, 0x00	; 0
    3048:	40 e2       	ldi	r20, 0x20	; 32
    304a:	51 e4       	ldi	r21, 0x41	; 65
    304c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3050:	dc 01       	movw	r26, r24
    3052:	cb 01       	movw	r24, r22
    3054:	8e 01       	movw	r16, r28
    3056:	05 5b       	subi	r16, 0xB5	; 181
    3058:	1f 4f       	sbci	r17, 0xFF	; 255
    305a:	bc 01       	movw	r22, r24
    305c:	cd 01       	movw	r24, r26
    305e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3062:	dc 01       	movw	r26, r24
    3064:	cb 01       	movw	r24, r22
    3066:	f8 01       	movw	r30, r16
    3068:	91 83       	std	Z+1, r25	; 0x01
    306a:	80 83       	st	Z, r24
    306c:	1f c0       	rjmp	.+62     	; 0x30ac <GPRS_GetIPInit+0x13e>
    306e:	fe 01       	movw	r30, r28
    3070:	e7 5b       	subi	r30, 0xB7	; 183
    3072:	ff 4f       	sbci	r31, 0xFF	; 255
    3074:	88 ec       	ldi	r24, 0xC8	; 200
    3076:	90 e0       	ldi	r25, 0x00	; 0
    3078:	91 83       	std	Z+1, r25	; 0x01
    307a:	80 83       	st	Z, r24
    307c:	fe 01       	movw	r30, r28
    307e:	e7 5b       	subi	r30, 0xB7	; 183
    3080:	ff 4f       	sbci	r31, 0xFF	; 255
    3082:	80 81       	ld	r24, Z
    3084:	91 81       	ldd	r25, Z+1	; 0x01
    3086:	01 97       	sbiw	r24, 0x01	; 1
    3088:	f1 f7       	brne	.-4      	; 0x3086 <GPRS_GetIPInit+0x118>
    308a:	fe 01       	movw	r30, r28
    308c:	e7 5b       	subi	r30, 0xB7	; 183
    308e:	ff 4f       	sbci	r31, 0xFF	; 255
    3090:	91 83       	std	Z+1, r25	; 0x01
    3092:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3094:	de 01       	movw	r26, r28
    3096:	a5 5b       	subi	r26, 0xB5	; 181
    3098:	bf 4f       	sbci	r27, 0xFF	; 255
    309a:	fe 01       	movw	r30, r28
    309c:	e5 5b       	subi	r30, 0xB5	; 181
    309e:	ff 4f       	sbci	r31, 0xFF	; 255
    30a0:	80 81       	ld	r24, Z
    30a2:	91 81       	ldd	r25, Z+1	; 0x01
    30a4:	01 97       	sbiw	r24, 0x01	; 1
    30a6:	11 96       	adiw	r26, 0x01	; 1
    30a8:	9c 93       	st	X, r25
    30aa:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30ac:	fe 01       	movw	r30, r28
    30ae:	e5 5b       	subi	r30, 0xB5	; 181
    30b0:	ff 4f       	sbci	r31, 0xFF	; 255
    30b2:	80 81       	ld	r24, Z
    30b4:	91 81       	ldd	r25, Z+1	; 0x01
    30b6:	00 97       	sbiw	r24, 0x00	; 0
    30b8:	d1 f6       	brne	.-76     	; 0x306e <GPRS_GetIPInit+0x100>
    30ba:	27 c0       	rjmp	.+78     	; 0x310a <GPRS_GetIPInit+0x19c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30bc:	8e 01       	movw	r16, r28
    30be:	05 5b       	subi	r16, 0xB5	; 181
    30c0:	1f 4f       	sbci	r17, 0xFF	; 255
    30c2:	fe 01       	movw	r30, r28
    30c4:	e3 5b       	subi	r30, 0xB3	; 179
    30c6:	ff 4f       	sbci	r31, 0xFF	; 255
    30c8:	60 81       	ld	r22, Z
    30ca:	71 81       	ldd	r23, Z+1	; 0x01
    30cc:	82 81       	ldd	r24, Z+2	; 0x02
    30ce:	93 81       	ldd	r25, Z+3	; 0x03
    30d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30d4:	dc 01       	movw	r26, r24
    30d6:	cb 01       	movw	r24, r22
    30d8:	f8 01       	movw	r30, r16
    30da:	91 83       	std	Z+1, r25	; 0x01
    30dc:	80 83       	st	Z, r24
    30de:	de 01       	movw	r26, r28
    30e0:	a9 5b       	subi	r26, 0xB9	; 185
    30e2:	bf 4f       	sbci	r27, 0xFF	; 255
    30e4:	fe 01       	movw	r30, r28
    30e6:	e5 5b       	subi	r30, 0xB5	; 181
    30e8:	ff 4f       	sbci	r31, 0xFF	; 255
    30ea:	80 81       	ld	r24, Z
    30ec:	91 81       	ldd	r25, Z+1	; 0x01
    30ee:	8d 93       	st	X+, r24
    30f0:	9c 93       	st	X, r25
    30f2:	fe 01       	movw	r30, r28
    30f4:	e9 5b       	subi	r30, 0xB9	; 185
    30f6:	ff 4f       	sbci	r31, 0xFF	; 255
    30f8:	80 81       	ld	r24, Z
    30fa:	91 81       	ldd	r25, Z+1	; 0x01
    30fc:	01 97       	sbiw	r24, 0x01	; 1
    30fe:	f1 f7       	brne	.-4      	; 0x30fc <GPRS_GetIPInit+0x18e>
    3100:	fe 01       	movw	r30, r28
    3102:	e9 5b       	subi	r30, 0xB9	; 185
    3104:	ff 4f       	sbci	r31, 0xFF	; 255
    3106:	91 83       	std	Z+1, r25	; 0x01
    3108:	80 83       	st	Z, r24
	_delay_ms(2000);
	UART_SendString("AT+CIPMUX=0\r");//AT+CIPMUX AT command configures the device for a single or multi IP connection.
    310a:	85 e9       	ldi	r24, 0x95	; 149
    310c:	90 e0       	ldi	r25, 0x00	; 0
    310e:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    3112:	fe 01       	movw	r30, r28
    3114:	ed 5b       	subi	r30, 0xBD	; 189
    3116:	ff 4f       	sbci	r31, 0xFF	; 255
    3118:	80 e0       	ldi	r24, 0x00	; 0
    311a:	90 e0       	ldi	r25, 0x00	; 0
    311c:	aa ef       	ldi	r26, 0xFA	; 250
    311e:	b4 e4       	ldi	r27, 0x44	; 68
    3120:	80 83       	st	Z, r24
    3122:	91 83       	std	Z+1, r25	; 0x01
    3124:	a2 83       	std	Z+2, r26	; 0x02
    3126:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3128:	8e 01       	movw	r16, r28
    312a:	01 5c       	subi	r16, 0xC1	; 193
    312c:	1f 4f       	sbci	r17, 0xFF	; 255
    312e:	fe 01       	movw	r30, r28
    3130:	ed 5b       	subi	r30, 0xBD	; 189
    3132:	ff 4f       	sbci	r31, 0xFF	; 255
    3134:	60 81       	ld	r22, Z
    3136:	71 81       	ldd	r23, Z+1	; 0x01
    3138:	82 81       	ldd	r24, Z+2	; 0x02
    313a:	93 81       	ldd	r25, Z+3	; 0x03
    313c:	20 e0       	ldi	r18, 0x00	; 0
    313e:	30 e0       	ldi	r19, 0x00	; 0
    3140:	4a ef       	ldi	r20, 0xFA	; 250
    3142:	54 e4       	ldi	r21, 0x44	; 68
    3144:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3148:	dc 01       	movw	r26, r24
    314a:	cb 01       	movw	r24, r22
    314c:	f8 01       	movw	r30, r16
    314e:	80 83       	st	Z, r24
    3150:	91 83       	std	Z+1, r25	; 0x01
    3152:	a2 83       	std	Z+2, r26	; 0x02
    3154:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3156:	fe 01       	movw	r30, r28
    3158:	ff 96       	adiw	r30, 0x3f	; 63
    315a:	60 81       	ld	r22, Z
    315c:	71 81       	ldd	r23, Z+1	; 0x01
    315e:	82 81       	ldd	r24, Z+2	; 0x02
    3160:	93 81       	ldd	r25, Z+3	; 0x03
    3162:	20 e0       	ldi	r18, 0x00	; 0
    3164:	30 e0       	ldi	r19, 0x00	; 0
    3166:	40 e8       	ldi	r20, 0x80	; 128
    3168:	5f e3       	ldi	r21, 0x3F	; 63
    316a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    316e:	88 23       	and	r24, r24
    3170:	2c f4       	brge	.+10     	; 0x317c <GPRS_GetIPInit+0x20e>
		__ticks = 1;
    3172:	81 e0       	ldi	r24, 0x01	; 1
    3174:	90 e0       	ldi	r25, 0x00	; 0
    3176:	9e af       	std	Y+62, r25	; 0x3e
    3178:	8d af       	std	Y+61, r24	; 0x3d
    317a:	46 c0       	rjmp	.+140    	; 0x3208 <GPRS_GetIPInit+0x29a>
	else if (__tmp > 65535)
    317c:	fe 01       	movw	r30, r28
    317e:	ff 96       	adiw	r30, 0x3f	; 63
    3180:	60 81       	ld	r22, Z
    3182:	71 81       	ldd	r23, Z+1	; 0x01
    3184:	82 81       	ldd	r24, Z+2	; 0x02
    3186:	93 81       	ldd	r25, Z+3	; 0x03
    3188:	20 e0       	ldi	r18, 0x00	; 0
    318a:	3f ef       	ldi	r19, 0xFF	; 255
    318c:	4f e7       	ldi	r20, 0x7F	; 127
    318e:	57 e4       	ldi	r21, 0x47	; 71
    3190:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3194:	18 16       	cp	r1, r24
    3196:	64 f5       	brge	.+88     	; 0x31f0 <GPRS_GetIPInit+0x282>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3198:	fe 01       	movw	r30, r28
    319a:	ed 5b       	subi	r30, 0xBD	; 189
    319c:	ff 4f       	sbci	r31, 0xFF	; 255
    319e:	60 81       	ld	r22, Z
    31a0:	71 81       	ldd	r23, Z+1	; 0x01
    31a2:	82 81       	ldd	r24, Z+2	; 0x02
    31a4:	93 81       	ldd	r25, Z+3	; 0x03
    31a6:	20 e0       	ldi	r18, 0x00	; 0
    31a8:	30 e0       	ldi	r19, 0x00	; 0
    31aa:	40 e2       	ldi	r20, 0x20	; 32
    31ac:	51 e4       	ldi	r21, 0x41	; 65
    31ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31b2:	dc 01       	movw	r26, r24
    31b4:	cb 01       	movw	r24, r22
    31b6:	bc 01       	movw	r22, r24
    31b8:	cd 01       	movw	r24, r26
    31ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31be:	dc 01       	movw	r26, r24
    31c0:	cb 01       	movw	r24, r22
    31c2:	9e af       	std	Y+62, r25	; 0x3e
    31c4:	8d af       	std	Y+61, r24	; 0x3d
    31c6:	0f c0       	rjmp	.+30     	; 0x31e6 <GPRS_GetIPInit+0x278>
    31c8:	88 ec       	ldi	r24, 0xC8	; 200
    31ca:	90 e0       	ldi	r25, 0x00	; 0
    31cc:	9c af       	std	Y+60, r25	; 0x3c
    31ce:	8b af       	std	Y+59, r24	; 0x3b
    31d0:	8b ad       	ldd	r24, Y+59	; 0x3b
    31d2:	9c ad       	ldd	r25, Y+60	; 0x3c
    31d4:	01 97       	sbiw	r24, 0x01	; 1
    31d6:	f1 f7       	brne	.-4      	; 0x31d4 <GPRS_GetIPInit+0x266>
    31d8:	9c af       	std	Y+60, r25	; 0x3c
    31da:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31dc:	8d ad       	ldd	r24, Y+61	; 0x3d
    31de:	9e ad       	ldd	r25, Y+62	; 0x3e
    31e0:	01 97       	sbiw	r24, 0x01	; 1
    31e2:	9e af       	std	Y+62, r25	; 0x3e
    31e4:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31e6:	8d ad       	ldd	r24, Y+61	; 0x3d
    31e8:	9e ad       	ldd	r25, Y+62	; 0x3e
    31ea:	00 97       	sbiw	r24, 0x00	; 0
    31ec:	69 f7       	brne	.-38     	; 0x31c8 <GPRS_GetIPInit+0x25a>
    31ee:	16 c0       	rjmp	.+44     	; 0x321c <GPRS_GetIPInit+0x2ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31f0:	fe 01       	movw	r30, r28
    31f2:	ff 96       	adiw	r30, 0x3f	; 63
    31f4:	60 81       	ld	r22, Z
    31f6:	71 81       	ldd	r23, Z+1	; 0x01
    31f8:	82 81       	ldd	r24, Z+2	; 0x02
    31fa:	93 81       	ldd	r25, Z+3	; 0x03
    31fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3200:	dc 01       	movw	r26, r24
    3202:	cb 01       	movw	r24, r22
    3204:	9e af       	std	Y+62, r25	; 0x3e
    3206:	8d af       	std	Y+61, r24	; 0x3d
    3208:	8d ad       	ldd	r24, Y+61	; 0x3d
    320a:	9e ad       	ldd	r25, Y+62	; 0x3e
    320c:	9a af       	std	Y+58, r25	; 0x3a
    320e:	89 af       	std	Y+57, r24	; 0x39
    3210:	89 ad       	ldd	r24, Y+57	; 0x39
    3212:	9a ad       	ldd	r25, Y+58	; 0x3a
    3214:	01 97       	sbiw	r24, 0x01	; 1
    3216:	f1 f7       	brne	.-4      	; 0x3214 <GPRS_GetIPInit+0x2a6>
    3218:	9a af       	std	Y+58, r25	; 0x3a
    321a:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(2000);
	sprintf(FormatCommand,"AT+CSTT=\"internet.vodafone.net\"\r");
    321c:	ce 01       	movw	r24, r28
    321e:	8b 5a       	subi	r24, 0xAB	; 171
    3220:	9f 4f       	sbci	r25, 0xFF	; 255
    3222:	22 ea       	ldi	r18, 0xA2	; 162
    3224:	30 e0       	ldi	r19, 0x00	; 0
    3226:	b9 01       	movw	r22, r18
    3228:	41 e2       	ldi	r20, 0x21	; 33
    322a:	50 e0       	ldi	r21, 0x00	; 0
    322c:	0e 94 8e 28 	call	0x511c	; 0x511c <memcpy>
	UART_SendString(FormatCommand);
    3230:	ce 01       	movw	r24, r28
    3232:	8b 5a       	subi	r24, 0xAB	; 171
    3234:	9f 4f       	sbci	r25, 0xFF	; 255
    3236:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    323a:	80 e0       	ldi	r24, 0x00	; 0
    323c:	90 e0       	ldi	r25, 0x00	; 0
    323e:	aa ef       	ldi	r26, 0xFA	; 250
    3240:	b4 e4       	ldi	r27, 0x44	; 68
    3242:	8d ab       	std	Y+53, r24	; 0x35
    3244:	9e ab       	std	Y+54, r25	; 0x36
    3246:	af ab       	std	Y+55, r26	; 0x37
    3248:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    324a:	6d a9       	ldd	r22, Y+53	; 0x35
    324c:	7e a9       	ldd	r23, Y+54	; 0x36
    324e:	8f a9       	ldd	r24, Y+55	; 0x37
    3250:	98 ad       	ldd	r25, Y+56	; 0x38
    3252:	20 e0       	ldi	r18, 0x00	; 0
    3254:	30 e0       	ldi	r19, 0x00	; 0
    3256:	4a ef       	ldi	r20, 0xFA	; 250
    3258:	54 e4       	ldi	r21, 0x44	; 68
    325a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    325e:	dc 01       	movw	r26, r24
    3260:	cb 01       	movw	r24, r22
    3262:	89 ab       	std	Y+49, r24	; 0x31
    3264:	9a ab       	std	Y+50, r25	; 0x32
    3266:	ab ab       	std	Y+51, r26	; 0x33
    3268:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    326a:	69 a9       	ldd	r22, Y+49	; 0x31
    326c:	7a a9       	ldd	r23, Y+50	; 0x32
    326e:	8b a9       	ldd	r24, Y+51	; 0x33
    3270:	9c a9       	ldd	r25, Y+52	; 0x34
    3272:	20 e0       	ldi	r18, 0x00	; 0
    3274:	30 e0       	ldi	r19, 0x00	; 0
    3276:	40 e8       	ldi	r20, 0x80	; 128
    3278:	5f e3       	ldi	r21, 0x3F	; 63
    327a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    327e:	88 23       	and	r24, r24
    3280:	2c f4       	brge	.+10     	; 0x328c <GPRS_GetIPInit+0x31e>
		__ticks = 1;
    3282:	81 e0       	ldi	r24, 0x01	; 1
    3284:	90 e0       	ldi	r25, 0x00	; 0
    3286:	98 ab       	std	Y+48, r25	; 0x30
    3288:	8f a7       	std	Y+47, r24	; 0x2f
    328a:	3f c0       	rjmp	.+126    	; 0x330a <GPRS_GetIPInit+0x39c>
	else if (__tmp > 65535)
    328c:	69 a9       	ldd	r22, Y+49	; 0x31
    328e:	7a a9       	ldd	r23, Y+50	; 0x32
    3290:	8b a9       	ldd	r24, Y+51	; 0x33
    3292:	9c a9       	ldd	r25, Y+52	; 0x34
    3294:	20 e0       	ldi	r18, 0x00	; 0
    3296:	3f ef       	ldi	r19, 0xFF	; 255
    3298:	4f e7       	ldi	r20, 0x7F	; 127
    329a:	57 e4       	ldi	r21, 0x47	; 71
    329c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    32a0:	18 16       	cp	r1, r24
    32a2:	4c f5       	brge	.+82     	; 0x32f6 <GPRS_GetIPInit+0x388>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32a4:	6d a9       	ldd	r22, Y+53	; 0x35
    32a6:	7e a9       	ldd	r23, Y+54	; 0x36
    32a8:	8f a9       	ldd	r24, Y+55	; 0x37
    32aa:	98 ad       	ldd	r25, Y+56	; 0x38
    32ac:	20 e0       	ldi	r18, 0x00	; 0
    32ae:	30 e0       	ldi	r19, 0x00	; 0
    32b0:	40 e2       	ldi	r20, 0x20	; 32
    32b2:	51 e4       	ldi	r21, 0x41	; 65
    32b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32b8:	dc 01       	movw	r26, r24
    32ba:	cb 01       	movw	r24, r22
    32bc:	bc 01       	movw	r22, r24
    32be:	cd 01       	movw	r24, r26
    32c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32c4:	dc 01       	movw	r26, r24
    32c6:	cb 01       	movw	r24, r22
    32c8:	98 ab       	std	Y+48, r25	; 0x30
    32ca:	8f a7       	std	Y+47, r24	; 0x2f
    32cc:	0f c0       	rjmp	.+30     	; 0x32ec <GPRS_GetIPInit+0x37e>
    32ce:	88 ec       	ldi	r24, 0xC8	; 200
    32d0:	90 e0       	ldi	r25, 0x00	; 0
    32d2:	9e a7       	std	Y+46, r25	; 0x2e
    32d4:	8d a7       	std	Y+45, r24	; 0x2d
    32d6:	8d a5       	ldd	r24, Y+45	; 0x2d
    32d8:	9e a5       	ldd	r25, Y+46	; 0x2e
    32da:	01 97       	sbiw	r24, 0x01	; 1
    32dc:	f1 f7       	brne	.-4      	; 0x32da <GPRS_GetIPInit+0x36c>
    32de:	9e a7       	std	Y+46, r25	; 0x2e
    32e0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    32e4:	98 a9       	ldd	r25, Y+48	; 0x30
    32e6:	01 97       	sbiw	r24, 0x01	; 1
    32e8:	98 ab       	std	Y+48, r25	; 0x30
    32ea:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32ec:	8f a5       	ldd	r24, Y+47	; 0x2f
    32ee:	98 a9       	ldd	r25, Y+48	; 0x30
    32f0:	00 97       	sbiw	r24, 0x00	; 0
    32f2:	69 f7       	brne	.-38     	; 0x32ce <GPRS_GetIPInit+0x360>
    32f4:	14 c0       	rjmp	.+40     	; 0x331e <GPRS_GetIPInit+0x3b0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32f6:	69 a9       	ldd	r22, Y+49	; 0x31
    32f8:	7a a9       	ldd	r23, Y+50	; 0x32
    32fa:	8b a9       	ldd	r24, Y+51	; 0x33
    32fc:	9c a9       	ldd	r25, Y+52	; 0x34
    32fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3302:	dc 01       	movw	r26, r24
    3304:	cb 01       	movw	r24, r22
    3306:	98 ab       	std	Y+48, r25	; 0x30
    3308:	8f a7       	std	Y+47, r24	; 0x2f
    330a:	8f a5       	ldd	r24, Y+47	; 0x2f
    330c:	98 a9       	ldd	r25, Y+48	; 0x30
    330e:	9c a7       	std	Y+44, r25	; 0x2c
    3310:	8b a7       	std	Y+43, r24	; 0x2b
    3312:	8b a5       	ldd	r24, Y+43	; 0x2b
    3314:	9c a5       	ldd	r25, Y+44	; 0x2c
    3316:	01 97       	sbiw	r24, 0x01	; 1
    3318:	f1 f7       	brne	.-4      	; 0x3316 <GPRS_GetIPInit+0x3a8>
    331a:	9c a7       	std	Y+44, r25	; 0x2c
    331c:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(2000);
	//LCD_WriteSentence(DataOutput);
	UART_SendString("AT+CIICR\r");//AT+CIICR command brings up the GPRS or CSD call depending on the configuration previously set by the AT+CSTT command.
    331e:	83 ec       	ldi	r24, 0xC3	; 195
    3320:	90 e0       	ldi	r25, 0x00	; 0
    3322:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    3326:	80 e0       	ldi	r24, 0x00	; 0
    3328:	90 e0       	ldi	r25, 0x00	; 0
    332a:	aa ef       	ldi	r26, 0xFA	; 250
    332c:	b4 e4       	ldi	r27, 0x44	; 68
    332e:	8f a3       	std	Y+39, r24	; 0x27
    3330:	98 a7       	std	Y+40, r25	; 0x28
    3332:	a9 a7       	std	Y+41, r26	; 0x29
    3334:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3336:	6f a1       	ldd	r22, Y+39	; 0x27
    3338:	78 a5       	ldd	r23, Y+40	; 0x28
    333a:	89 a5       	ldd	r24, Y+41	; 0x29
    333c:	9a a5       	ldd	r25, Y+42	; 0x2a
    333e:	20 e0       	ldi	r18, 0x00	; 0
    3340:	30 e0       	ldi	r19, 0x00	; 0
    3342:	4a ef       	ldi	r20, 0xFA	; 250
    3344:	54 e4       	ldi	r21, 0x44	; 68
    3346:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    334a:	dc 01       	movw	r26, r24
    334c:	cb 01       	movw	r24, r22
    334e:	8b a3       	std	Y+35, r24	; 0x23
    3350:	9c a3       	std	Y+36, r25	; 0x24
    3352:	ad a3       	std	Y+37, r26	; 0x25
    3354:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3356:	6b a1       	ldd	r22, Y+35	; 0x23
    3358:	7c a1       	ldd	r23, Y+36	; 0x24
    335a:	8d a1       	ldd	r24, Y+37	; 0x25
    335c:	9e a1       	ldd	r25, Y+38	; 0x26
    335e:	20 e0       	ldi	r18, 0x00	; 0
    3360:	30 e0       	ldi	r19, 0x00	; 0
    3362:	40 e8       	ldi	r20, 0x80	; 128
    3364:	5f e3       	ldi	r21, 0x3F	; 63
    3366:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    336a:	88 23       	and	r24, r24
    336c:	2c f4       	brge	.+10     	; 0x3378 <GPRS_GetIPInit+0x40a>
		__ticks = 1;
    336e:	81 e0       	ldi	r24, 0x01	; 1
    3370:	90 e0       	ldi	r25, 0x00	; 0
    3372:	9a a3       	std	Y+34, r25	; 0x22
    3374:	89 a3       	std	Y+33, r24	; 0x21
    3376:	3f c0       	rjmp	.+126    	; 0x33f6 <GPRS_GetIPInit+0x488>
	else if (__tmp > 65535)
    3378:	6b a1       	ldd	r22, Y+35	; 0x23
    337a:	7c a1       	ldd	r23, Y+36	; 0x24
    337c:	8d a1       	ldd	r24, Y+37	; 0x25
    337e:	9e a1       	ldd	r25, Y+38	; 0x26
    3380:	20 e0       	ldi	r18, 0x00	; 0
    3382:	3f ef       	ldi	r19, 0xFF	; 255
    3384:	4f e7       	ldi	r20, 0x7F	; 127
    3386:	57 e4       	ldi	r21, 0x47	; 71
    3388:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    338c:	18 16       	cp	r1, r24
    338e:	4c f5       	brge	.+82     	; 0x33e2 <GPRS_GetIPInit+0x474>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3390:	6f a1       	ldd	r22, Y+39	; 0x27
    3392:	78 a5       	ldd	r23, Y+40	; 0x28
    3394:	89 a5       	ldd	r24, Y+41	; 0x29
    3396:	9a a5       	ldd	r25, Y+42	; 0x2a
    3398:	20 e0       	ldi	r18, 0x00	; 0
    339a:	30 e0       	ldi	r19, 0x00	; 0
    339c:	40 e2       	ldi	r20, 0x20	; 32
    339e:	51 e4       	ldi	r21, 0x41	; 65
    33a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33a4:	dc 01       	movw	r26, r24
    33a6:	cb 01       	movw	r24, r22
    33a8:	bc 01       	movw	r22, r24
    33aa:	cd 01       	movw	r24, r26
    33ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33b0:	dc 01       	movw	r26, r24
    33b2:	cb 01       	movw	r24, r22
    33b4:	9a a3       	std	Y+34, r25	; 0x22
    33b6:	89 a3       	std	Y+33, r24	; 0x21
    33b8:	0f c0       	rjmp	.+30     	; 0x33d8 <GPRS_GetIPInit+0x46a>
    33ba:	88 ec       	ldi	r24, 0xC8	; 200
    33bc:	90 e0       	ldi	r25, 0x00	; 0
    33be:	98 a3       	std	Y+32, r25	; 0x20
    33c0:	8f 8f       	std	Y+31, r24	; 0x1f
    33c2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    33c4:	98 a1       	ldd	r25, Y+32	; 0x20
    33c6:	01 97       	sbiw	r24, 0x01	; 1
    33c8:	f1 f7       	brne	.-4      	; 0x33c6 <GPRS_GetIPInit+0x458>
    33ca:	98 a3       	std	Y+32, r25	; 0x20
    33cc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33ce:	89 a1       	ldd	r24, Y+33	; 0x21
    33d0:	9a a1       	ldd	r25, Y+34	; 0x22
    33d2:	01 97       	sbiw	r24, 0x01	; 1
    33d4:	9a a3       	std	Y+34, r25	; 0x22
    33d6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33d8:	89 a1       	ldd	r24, Y+33	; 0x21
    33da:	9a a1       	ldd	r25, Y+34	; 0x22
    33dc:	00 97       	sbiw	r24, 0x00	; 0
    33de:	69 f7       	brne	.-38     	; 0x33ba <GPRS_GetIPInit+0x44c>
    33e0:	14 c0       	rjmp	.+40     	; 0x340a <GPRS_GetIPInit+0x49c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33e2:	6b a1       	ldd	r22, Y+35	; 0x23
    33e4:	7c a1       	ldd	r23, Y+36	; 0x24
    33e6:	8d a1       	ldd	r24, Y+37	; 0x25
    33e8:	9e a1       	ldd	r25, Y+38	; 0x26
    33ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33ee:	dc 01       	movw	r26, r24
    33f0:	cb 01       	movw	r24, r22
    33f2:	9a a3       	std	Y+34, r25	; 0x22
    33f4:	89 a3       	std	Y+33, r24	; 0x21
    33f6:	89 a1       	ldd	r24, Y+33	; 0x21
    33f8:	9a a1       	ldd	r25, Y+34	; 0x22
    33fa:	9e 8f       	std	Y+30, r25	; 0x1e
    33fc:	8d 8f       	std	Y+29, r24	; 0x1d
    33fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3400:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3402:	01 97       	sbiw	r24, 0x01	; 1
    3404:	f1 f7       	brne	.-4      	; 0x3402 <GPRS_GetIPInit+0x494>
    3406:	9e 8f       	std	Y+30, r25	; 0x1e
    3408:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(2000);
	UART_SendString("AT+CGATT=1\r");
    340a:	8d ec       	ldi	r24, 0xCD	; 205
    340c:	90 e0       	ldi	r25, 0x00	; 0
    340e:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    3412:	80 e0       	ldi	r24, 0x00	; 0
    3414:	90 e0       	ldi	r25, 0x00	; 0
    3416:	a8 e4       	ldi	r26, 0x48	; 72
    3418:	b3 e4       	ldi	r27, 0x43	; 67
    341a:	89 8f       	std	Y+25, r24	; 0x19
    341c:	9a 8f       	std	Y+26, r25	; 0x1a
    341e:	ab 8f       	std	Y+27, r26	; 0x1b
    3420:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3422:	69 8d       	ldd	r22, Y+25	; 0x19
    3424:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3426:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3428:	9c 8d       	ldd	r25, Y+28	; 0x1c
    342a:	20 e0       	ldi	r18, 0x00	; 0
    342c:	30 e0       	ldi	r19, 0x00	; 0
    342e:	4a ef       	ldi	r20, 0xFA	; 250
    3430:	54 e4       	ldi	r21, 0x44	; 68
    3432:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3436:	dc 01       	movw	r26, r24
    3438:	cb 01       	movw	r24, r22
    343a:	8d 8b       	std	Y+21, r24	; 0x15
    343c:	9e 8b       	std	Y+22, r25	; 0x16
    343e:	af 8b       	std	Y+23, r26	; 0x17
    3440:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3442:	6d 89       	ldd	r22, Y+21	; 0x15
    3444:	7e 89       	ldd	r23, Y+22	; 0x16
    3446:	8f 89       	ldd	r24, Y+23	; 0x17
    3448:	98 8d       	ldd	r25, Y+24	; 0x18
    344a:	20 e0       	ldi	r18, 0x00	; 0
    344c:	30 e0       	ldi	r19, 0x00	; 0
    344e:	40 e8       	ldi	r20, 0x80	; 128
    3450:	5f e3       	ldi	r21, 0x3F	; 63
    3452:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3456:	88 23       	and	r24, r24
    3458:	2c f4       	brge	.+10     	; 0x3464 <GPRS_GetIPInit+0x4f6>
		__ticks = 1;
    345a:	81 e0       	ldi	r24, 0x01	; 1
    345c:	90 e0       	ldi	r25, 0x00	; 0
    345e:	9c 8b       	std	Y+20, r25	; 0x14
    3460:	8b 8b       	std	Y+19, r24	; 0x13
    3462:	3f c0       	rjmp	.+126    	; 0x34e2 <GPRS_GetIPInit+0x574>
	else if (__tmp > 65535)
    3464:	6d 89       	ldd	r22, Y+21	; 0x15
    3466:	7e 89       	ldd	r23, Y+22	; 0x16
    3468:	8f 89       	ldd	r24, Y+23	; 0x17
    346a:	98 8d       	ldd	r25, Y+24	; 0x18
    346c:	20 e0       	ldi	r18, 0x00	; 0
    346e:	3f ef       	ldi	r19, 0xFF	; 255
    3470:	4f e7       	ldi	r20, 0x7F	; 127
    3472:	57 e4       	ldi	r21, 0x47	; 71
    3474:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3478:	18 16       	cp	r1, r24
    347a:	4c f5       	brge	.+82     	; 0x34ce <GPRS_GetIPInit+0x560>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    347c:	69 8d       	ldd	r22, Y+25	; 0x19
    347e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3480:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3482:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3484:	20 e0       	ldi	r18, 0x00	; 0
    3486:	30 e0       	ldi	r19, 0x00	; 0
    3488:	40 e2       	ldi	r20, 0x20	; 32
    348a:	51 e4       	ldi	r21, 0x41	; 65
    348c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3490:	dc 01       	movw	r26, r24
    3492:	cb 01       	movw	r24, r22
    3494:	bc 01       	movw	r22, r24
    3496:	cd 01       	movw	r24, r26
    3498:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    349c:	dc 01       	movw	r26, r24
    349e:	cb 01       	movw	r24, r22
    34a0:	9c 8b       	std	Y+20, r25	; 0x14
    34a2:	8b 8b       	std	Y+19, r24	; 0x13
    34a4:	0f c0       	rjmp	.+30     	; 0x34c4 <GPRS_GetIPInit+0x556>
    34a6:	88 ec       	ldi	r24, 0xC8	; 200
    34a8:	90 e0       	ldi	r25, 0x00	; 0
    34aa:	9a 8b       	std	Y+18, r25	; 0x12
    34ac:	89 8b       	std	Y+17, r24	; 0x11
    34ae:	89 89       	ldd	r24, Y+17	; 0x11
    34b0:	9a 89       	ldd	r25, Y+18	; 0x12
    34b2:	01 97       	sbiw	r24, 0x01	; 1
    34b4:	f1 f7       	brne	.-4      	; 0x34b2 <GPRS_GetIPInit+0x544>
    34b6:	9a 8b       	std	Y+18, r25	; 0x12
    34b8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34ba:	8b 89       	ldd	r24, Y+19	; 0x13
    34bc:	9c 89       	ldd	r25, Y+20	; 0x14
    34be:	01 97       	sbiw	r24, 0x01	; 1
    34c0:	9c 8b       	std	Y+20, r25	; 0x14
    34c2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34c4:	8b 89       	ldd	r24, Y+19	; 0x13
    34c6:	9c 89       	ldd	r25, Y+20	; 0x14
    34c8:	00 97       	sbiw	r24, 0x00	; 0
    34ca:	69 f7       	brne	.-38     	; 0x34a6 <GPRS_GetIPInit+0x538>
    34cc:	14 c0       	rjmp	.+40     	; 0x34f6 <GPRS_GetIPInit+0x588>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34ce:	6d 89       	ldd	r22, Y+21	; 0x15
    34d0:	7e 89       	ldd	r23, Y+22	; 0x16
    34d2:	8f 89       	ldd	r24, Y+23	; 0x17
    34d4:	98 8d       	ldd	r25, Y+24	; 0x18
    34d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34da:	dc 01       	movw	r26, r24
    34dc:	cb 01       	movw	r24, r22
    34de:	9c 8b       	std	Y+20, r25	; 0x14
    34e0:	8b 8b       	std	Y+19, r24	; 0x13
    34e2:	8b 89       	ldd	r24, Y+19	; 0x13
    34e4:	9c 89       	ldd	r25, Y+20	; 0x14
    34e6:	98 8b       	std	Y+16, r25	; 0x10
    34e8:	8f 87       	std	Y+15, r24	; 0x0f
    34ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    34ec:	98 89       	ldd	r25, Y+16	; 0x10
    34ee:	01 97       	sbiw	r24, 0x01	; 1
    34f0:	f1 f7       	brne	.-4      	; 0x34ee <GPRS_GetIPInit+0x580>
    34f2:	98 8b       	std	Y+16, r25	; 0x10
    34f4:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(200);

	UART_SendString("AT+CIFSR\r");
    34f6:	89 ed       	ldi	r24, 0xD9	; 217
    34f8:	90 e0       	ldi	r25, 0x00	; 0
    34fa:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
//	UART_ReceiveString(DataOutput);
	UART_ReceiveString_Asynch(DataOutput);
    34fe:	8c ee       	ldi	r24, 0xEC	; 236
    3500:	91 e0       	ldi	r25, 0x01	; 1
    3502:	0e 94 9c 06 	call	0xd38	; 0xd38 <UART_ReceiveString_Asynch>
	sei();
    3506:	78 94       	sei
    3508:	80 e0       	ldi	r24, 0x00	; 0
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	aa ef       	ldi	r26, 0xFA	; 250
    350e:	b5 e4       	ldi	r27, 0x45	; 69
    3510:	8b 87       	std	Y+11, r24	; 0x0b
    3512:	9c 87       	std	Y+12, r25	; 0x0c
    3514:	ad 87       	std	Y+13, r26	; 0x0d
    3516:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3518:	6b 85       	ldd	r22, Y+11	; 0x0b
    351a:	7c 85       	ldd	r23, Y+12	; 0x0c
    351c:	8d 85       	ldd	r24, Y+13	; 0x0d
    351e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3520:	20 e0       	ldi	r18, 0x00	; 0
    3522:	30 e0       	ldi	r19, 0x00	; 0
    3524:	4a ef       	ldi	r20, 0xFA	; 250
    3526:	54 e4       	ldi	r21, 0x44	; 68
    3528:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    352c:	dc 01       	movw	r26, r24
    352e:	cb 01       	movw	r24, r22
    3530:	8f 83       	std	Y+7, r24	; 0x07
    3532:	98 87       	std	Y+8, r25	; 0x08
    3534:	a9 87       	std	Y+9, r26	; 0x09
    3536:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3538:	6f 81       	ldd	r22, Y+7	; 0x07
    353a:	78 85       	ldd	r23, Y+8	; 0x08
    353c:	89 85       	ldd	r24, Y+9	; 0x09
    353e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3540:	20 e0       	ldi	r18, 0x00	; 0
    3542:	30 e0       	ldi	r19, 0x00	; 0
    3544:	40 e8       	ldi	r20, 0x80	; 128
    3546:	5f e3       	ldi	r21, 0x3F	; 63
    3548:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    354c:	88 23       	and	r24, r24
    354e:	2c f4       	brge	.+10     	; 0x355a <GPRS_GetIPInit+0x5ec>
		__ticks = 1;
    3550:	81 e0       	ldi	r24, 0x01	; 1
    3552:	90 e0       	ldi	r25, 0x00	; 0
    3554:	9e 83       	std	Y+6, r25	; 0x06
    3556:	8d 83       	std	Y+5, r24	; 0x05
    3558:	3f c0       	rjmp	.+126    	; 0x35d8 <GPRS_GetIPInit+0x66a>
	else if (__tmp > 65535)
    355a:	6f 81       	ldd	r22, Y+7	; 0x07
    355c:	78 85       	ldd	r23, Y+8	; 0x08
    355e:	89 85       	ldd	r24, Y+9	; 0x09
    3560:	9a 85       	ldd	r25, Y+10	; 0x0a
    3562:	20 e0       	ldi	r18, 0x00	; 0
    3564:	3f ef       	ldi	r19, 0xFF	; 255
    3566:	4f e7       	ldi	r20, 0x7F	; 127
    3568:	57 e4       	ldi	r21, 0x47	; 71
    356a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    356e:	18 16       	cp	r1, r24
    3570:	4c f5       	brge	.+82     	; 0x35c4 <GPRS_GetIPInit+0x656>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3572:	6b 85       	ldd	r22, Y+11	; 0x0b
    3574:	7c 85       	ldd	r23, Y+12	; 0x0c
    3576:	8d 85       	ldd	r24, Y+13	; 0x0d
    3578:	9e 85       	ldd	r25, Y+14	; 0x0e
    357a:	20 e0       	ldi	r18, 0x00	; 0
    357c:	30 e0       	ldi	r19, 0x00	; 0
    357e:	40 e2       	ldi	r20, 0x20	; 32
    3580:	51 e4       	ldi	r21, 0x41	; 65
    3582:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3586:	dc 01       	movw	r26, r24
    3588:	cb 01       	movw	r24, r22
    358a:	bc 01       	movw	r22, r24
    358c:	cd 01       	movw	r24, r26
    358e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3592:	dc 01       	movw	r26, r24
    3594:	cb 01       	movw	r24, r22
    3596:	9e 83       	std	Y+6, r25	; 0x06
    3598:	8d 83       	std	Y+5, r24	; 0x05
    359a:	0f c0       	rjmp	.+30     	; 0x35ba <GPRS_GetIPInit+0x64c>
    359c:	88 ec       	ldi	r24, 0xC8	; 200
    359e:	90 e0       	ldi	r25, 0x00	; 0
    35a0:	9c 83       	std	Y+4, r25	; 0x04
    35a2:	8b 83       	std	Y+3, r24	; 0x03
    35a4:	8b 81       	ldd	r24, Y+3	; 0x03
    35a6:	9c 81       	ldd	r25, Y+4	; 0x04
    35a8:	01 97       	sbiw	r24, 0x01	; 1
    35aa:	f1 f7       	brne	.-4      	; 0x35a8 <GPRS_GetIPInit+0x63a>
    35ac:	9c 83       	std	Y+4, r25	; 0x04
    35ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35b0:	8d 81       	ldd	r24, Y+5	; 0x05
    35b2:	9e 81       	ldd	r25, Y+6	; 0x06
    35b4:	01 97       	sbiw	r24, 0x01	; 1
    35b6:	9e 83       	std	Y+6, r25	; 0x06
    35b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35ba:	8d 81       	ldd	r24, Y+5	; 0x05
    35bc:	9e 81       	ldd	r25, Y+6	; 0x06
    35be:	00 97       	sbiw	r24, 0x00	; 0
    35c0:	69 f7       	brne	.-38     	; 0x359c <GPRS_GetIPInit+0x62e>
    35c2:	14 c0       	rjmp	.+40     	; 0x35ec <GPRS_GetIPInit+0x67e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35c4:	6f 81       	ldd	r22, Y+7	; 0x07
    35c6:	78 85       	ldd	r23, Y+8	; 0x08
    35c8:	89 85       	ldd	r24, Y+9	; 0x09
    35ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    35cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35d0:	dc 01       	movw	r26, r24
    35d2:	cb 01       	movw	r24, r22
    35d4:	9e 83       	std	Y+6, r25	; 0x06
    35d6:	8d 83       	std	Y+5, r24	; 0x05
    35d8:	8d 81       	ldd	r24, Y+5	; 0x05
    35da:	9e 81       	ldd	r25, Y+6	; 0x06
    35dc:	9a 83       	std	Y+2, r25	; 0x02
    35de:	89 83       	std	Y+1, r24	; 0x01
    35e0:	89 81       	ldd	r24, Y+1	; 0x01
    35e2:	9a 81       	ldd	r25, Y+2	; 0x02
    35e4:	01 97       	sbiw	r24, 0x01	; 1
    35e6:	f1 f7       	brne	.-4      	; 0x35e4 <GPRS_GetIPInit+0x676>
    35e8:	9a 83       	std	Y+2, r25	; 0x02
    35ea:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(8000);
	return DataOutput;
    35ec:	8c ee       	ldi	r24, 0xEC	; 236
    35ee:	91 e0       	ldi	r25, 0x01	; 1

}
    35f0:	c4 58       	subi	r28, 0x84	; 132
    35f2:	df 4f       	sbci	r29, 0xFF	; 255
    35f4:	0f b6       	in	r0, 0x3f	; 63
    35f6:	f8 94       	cli
    35f8:	de bf       	out	0x3e, r29	; 62
    35fa:	0f be       	out	0x3f, r0	; 63
    35fc:	cd bf       	out	0x3d, r28	; 61
    35fe:	cf 91       	pop	r28
    3600:	df 91       	pop	r29
    3602:	1f 91       	pop	r17
    3604:	0f 91       	pop	r16
    3606:	08 95       	ret

00003608 <GPRS_GetIp>:

uint8* GPRS_GetIp()
{
    3608:	df 93       	push	r29
    360a:	cf 93       	push	r28
    360c:	cd b7       	in	r28, 0x3d	; 61
    360e:	de b7       	in	r29, 0x3e	; 62
    3610:	2e 97       	sbiw	r28, 0x0e	; 14
    3612:	0f b6       	in	r0, 0x3f	; 63
    3614:	f8 94       	cli
    3616:	de bf       	out	0x3e, r29	; 62
    3618:	0f be       	out	0x3f, r0	; 63
    361a:	cd bf       	out	0x3d, r28	; 61
	UART_SendString("AT+CIFSR\r");
    361c:	89 ed       	ldi	r24, 0xD9	; 217
    361e:	90 e0       	ldi	r25, 0x00	; 0
    3620:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
//	UART_ReceiveString(DataOutput);
	UART_ReceiveString_Asynch(DataOutput);
    3624:	8c ee       	ldi	r24, 0xEC	; 236
    3626:	91 e0       	ldi	r25, 0x01	; 1
    3628:	0e 94 9c 06 	call	0xd38	; 0xd38 <UART_ReceiveString_Asynch>
	sei();
    362c:	78 94       	sei
    362e:	80 e0       	ldi	r24, 0x00	; 0
    3630:	90 e0       	ldi	r25, 0x00	; 0
    3632:	aa e7       	ldi	r26, 0x7A	; 122
    3634:	b5 e4       	ldi	r27, 0x45	; 69
    3636:	8b 87       	std	Y+11, r24	; 0x0b
    3638:	9c 87       	std	Y+12, r25	; 0x0c
    363a:	ad 87       	std	Y+13, r26	; 0x0d
    363c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    363e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3640:	7c 85       	ldd	r23, Y+12	; 0x0c
    3642:	8d 85       	ldd	r24, Y+13	; 0x0d
    3644:	9e 85       	ldd	r25, Y+14	; 0x0e
    3646:	20 e0       	ldi	r18, 0x00	; 0
    3648:	30 e0       	ldi	r19, 0x00	; 0
    364a:	4a ef       	ldi	r20, 0xFA	; 250
    364c:	54 e4       	ldi	r21, 0x44	; 68
    364e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3652:	dc 01       	movw	r26, r24
    3654:	cb 01       	movw	r24, r22
    3656:	8f 83       	std	Y+7, r24	; 0x07
    3658:	98 87       	std	Y+8, r25	; 0x08
    365a:	a9 87       	std	Y+9, r26	; 0x09
    365c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    365e:	6f 81       	ldd	r22, Y+7	; 0x07
    3660:	78 85       	ldd	r23, Y+8	; 0x08
    3662:	89 85       	ldd	r24, Y+9	; 0x09
    3664:	9a 85       	ldd	r25, Y+10	; 0x0a
    3666:	20 e0       	ldi	r18, 0x00	; 0
    3668:	30 e0       	ldi	r19, 0x00	; 0
    366a:	40 e8       	ldi	r20, 0x80	; 128
    366c:	5f e3       	ldi	r21, 0x3F	; 63
    366e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3672:	88 23       	and	r24, r24
    3674:	2c f4       	brge	.+10     	; 0x3680 <GPRS_GetIp+0x78>
		__ticks = 1;
    3676:	81 e0       	ldi	r24, 0x01	; 1
    3678:	90 e0       	ldi	r25, 0x00	; 0
    367a:	9e 83       	std	Y+6, r25	; 0x06
    367c:	8d 83       	std	Y+5, r24	; 0x05
    367e:	3f c0       	rjmp	.+126    	; 0x36fe <GPRS_GetIp+0xf6>
	else if (__tmp > 65535)
    3680:	6f 81       	ldd	r22, Y+7	; 0x07
    3682:	78 85       	ldd	r23, Y+8	; 0x08
    3684:	89 85       	ldd	r24, Y+9	; 0x09
    3686:	9a 85       	ldd	r25, Y+10	; 0x0a
    3688:	20 e0       	ldi	r18, 0x00	; 0
    368a:	3f ef       	ldi	r19, 0xFF	; 255
    368c:	4f e7       	ldi	r20, 0x7F	; 127
    368e:	57 e4       	ldi	r21, 0x47	; 71
    3690:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3694:	18 16       	cp	r1, r24
    3696:	4c f5       	brge	.+82     	; 0x36ea <GPRS_GetIp+0xe2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3698:	6b 85       	ldd	r22, Y+11	; 0x0b
    369a:	7c 85       	ldd	r23, Y+12	; 0x0c
    369c:	8d 85       	ldd	r24, Y+13	; 0x0d
    369e:	9e 85       	ldd	r25, Y+14	; 0x0e
    36a0:	20 e0       	ldi	r18, 0x00	; 0
    36a2:	30 e0       	ldi	r19, 0x00	; 0
    36a4:	40 e2       	ldi	r20, 0x20	; 32
    36a6:	51 e4       	ldi	r21, 0x41	; 65
    36a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36ac:	dc 01       	movw	r26, r24
    36ae:	cb 01       	movw	r24, r22
    36b0:	bc 01       	movw	r22, r24
    36b2:	cd 01       	movw	r24, r26
    36b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36b8:	dc 01       	movw	r26, r24
    36ba:	cb 01       	movw	r24, r22
    36bc:	9e 83       	std	Y+6, r25	; 0x06
    36be:	8d 83       	std	Y+5, r24	; 0x05
    36c0:	0f c0       	rjmp	.+30     	; 0x36e0 <GPRS_GetIp+0xd8>
    36c2:	88 ec       	ldi	r24, 0xC8	; 200
    36c4:	90 e0       	ldi	r25, 0x00	; 0
    36c6:	9c 83       	std	Y+4, r25	; 0x04
    36c8:	8b 83       	std	Y+3, r24	; 0x03
    36ca:	8b 81       	ldd	r24, Y+3	; 0x03
    36cc:	9c 81       	ldd	r25, Y+4	; 0x04
    36ce:	01 97       	sbiw	r24, 0x01	; 1
    36d0:	f1 f7       	brne	.-4      	; 0x36ce <GPRS_GetIp+0xc6>
    36d2:	9c 83       	std	Y+4, r25	; 0x04
    36d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36d6:	8d 81       	ldd	r24, Y+5	; 0x05
    36d8:	9e 81       	ldd	r25, Y+6	; 0x06
    36da:	01 97       	sbiw	r24, 0x01	; 1
    36dc:	9e 83       	std	Y+6, r25	; 0x06
    36de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36e0:	8d 81       	ldd	r24, Y+5	; 0x05
    36e2:	9e 81       	ldd	r25, Y+6	; 0x06
    36e4:	00 97       	sbiw	r24, 0x00	; 0
    36e6:	69 f7       	brne	.-38     	; 0x36c2 <GPRS_GetIp+0xba>
    36e8:	14 c0       	rjmp	.+40     	; 0x3712 <GPRS_GetIp+0x10a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36ea:	6f 81       	ldd	r22, Y+7	; 0x07
    36ec:	78 85       	ldd	r23, Y+8	; 0x08
    36ee:	89 85       	ldd	r24, Y+9	; 0x09
    36f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    36f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36f6:	dc 01       	movw	r26, r24
    36f8:	cb 01       	movw	r24, r22
    36fa:	9e 83       	std	Y+6, r25	; 0x06
    36fc:	8d 83       	std	Y+5, r24	; 0x05
    36fe:	8d 81       	ldd	r24, Y+5	; 0x05
    3700:	9e 81       	ldd	r25, Y+6	; 0x06
    3702:	9a 83       	std	Y+2, r25	; 0x02
    3704:	89 83       	std	Y+1, r24	; 0x01
    3706:	89 81       	ldd	r24, Y+1	; 0x01
    3708:	9a 81       	ldd	r25, Y+2	; 0x02
    370a:	01 97       	sbiw	r24, 0x01	; 1
    370c:	f1 f7       	brne	.-4      	; 0x370a <GPRS_GetIp+0x102>
    370e:	9a 83       	std	Y+2, r25	; 0x02
    3710:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(4000);
	return DataOutput;
    3712:	8c ee       	ldi	r24, 0xEC	; 236
    3714:	91 e0       	ldi	r25, 0x01	; 1
}
    3716:	2e 96       	adiw	r28, 0x0e	; 14
    3718:	0f b6       	in	r0, 0x3f	; 63
    371a:	f8 94       	cli
    371c:	de bf       	out	0x3e, r29	; 62
    371e:	0f be       	out	0x3f, r0	; 63
    3720:	cd bf       	out	0x3d, r28	; 61
    3722:	cf 91       	pop	r28
    3724:	df 91       	pop	r29
    3726:	08 95       	ret

00003728 <ThingSpeak_Connect>:

void  ThingSpeak_Connect()
{
    3728:	df 93       	push	r29
    372a:	cf 93       	push	r28
    372c:	cd b7       	in	r28, 0x3d	; 61
    372e:	de b7       	in	r29, 0x3e	; 62
    3730:	6c 97       	sbiw	r28, 0x1c	; 28
    3732:	0f b6       	in	r0, 0x3f	; 63
    3734:	f8 94       	cli
    3736:	de bf       	out	0x3e, r29	; 62
    3738:	0f be       	out	0x3f, r0	; 63
    373a:	cd bf       	out	0x3d, r28	; 61
	cli();
    373c:	f8 94       	cli
	UART_SendString((uint8*)"AT+CIPSTART=\"TCP\",\"api.thingspeak.com\",80\r");
    373e:	83 ee       	ldi	r24, 0xE3	; 227
    3740:	90 e0       	ldi	r25, 0x00	; 0
    3742:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    3746:	80 e0       	ldi	r24, 0x00	; 0
    3748:	90 e4       	ldi	r25, 0x40	; 64
    374a:	ac e9       	ldi	r26, 0x9C	; 156
    374c:	b5 e4       	ldi	r27, 0x45	; 69
    374e:	89 8f       	std	Y+25, r24	; 0x19
    3750:	9a 8f       	std	Y+26, r25	; 0x1a
    3752:	ab 8f       	std	Y+27, r26	; 0x1b
    3754:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3756:	69 8d       	ldd	r22, Y+25	; 0x19
    3758:	7a 8d       	ldd	r23, Y+26	; 0x1a
    375a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    375c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    375e:	20 e0       	ldi	r18, 0x00	; 0
    3760:	30 e0       	ldi	r19, 0x00	; 0
    3762:	4a ef       	ldi	r20, 0xFA	; 250
    3764:	54 e4       	ldi	r21, 0x44	; 68
    3766:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    376a:	dc 01       	movw	r26, r24
    376c:	cb 01       	movw	r24, r22
    376e:	8d 8b       	std	Y+21, r24	; 0x15
    3770:	9e 8b       	std	Y+22, r25	; 0x16
    3772:	af 8b       	std	Y+23, r26	; 0x17
    3774:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3776:	6d 89       	ldd	r22, Y+21	; 0x15
    3778:	7e 89       	ldd	r23, Y+22	; 0x16
    377a:	8f 89       	ldd	r24, Y+23	; 0x17
    377c:	98 8d       	ldd	r25, Y+24	; 0x18
    377e:	20 e0       	ldi	r18, 0x00	; 0
    3780:	30 e0       	ldi	r19, 0x00	; 0
    3782:	40 e8       	ldi	r20, 0x80	; 128
    3784:	5f e3       	ldi	r21, 0x3F	; 63
    3786:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    378a:	88 23       	and	r24, r24
    378c:	2c f4       	brge	.+10     	; 0x3798 <ThingSpeak_Connect+0x70>
		__ticks = 1;
    378e:	81 e0       	ldi	r24, 0x01	; 1
    3790:	90 e0       	ldi	r25, 0x00	; 0
    3792:	9c 8b       	std	Y+20, r25	; 0x14
    3794:	8b 8b       	std	Y+19, r24	; 0x13
    3796:	3f c0       	rjmp	.+126    	; 0x3816 <ThingSpeak_Connect+0xee>
	else if (__tmp > 65535)
    3798:	6d 89       	ldd	r22, Y+21	; 0x15
    379a:	7e 89       	ldd	r23, Y+22	; 0x16
    379c:	8f 89       	ldd	r24, Y+23	; 0x17
    379e:	98 8d       	ldd	r25, Y+24	; 0x18
    37a0:	20 e0       	ldi	r18, 0x00	; 0
    37a2:	3f ef       	ldi	r19, 0xFF	; 255
    37a4:	4f e7       	ldi	r20, 0x7F	; 127
    37a6:	57 e4       	ldi	r21, 0x47	; 71
    37a8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    37ac:	18 16       	cp	r1, r24
    37ae:	4c f5       	brge	.+82     	; 0x3802 <ThingSpeak_Connect+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    37b0:	69 8d       	ldd	r22, Y+25	; 0x19
    37b2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    37b4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    37b6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    37b8:	20 e0       	ldi	r18, 0x00	; 0
    37ba:	30 e0       	ldi	r19, 0x00	; 0
    37bc:	40 e2       	ldi	r20, 0x20	; 32
    37be:	51 e4       	ldi	r21, 0x41	; 65
    37c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37c4:	dc 01       	movw	r26, r24
    37c6:	cb 01       	movw	r24, r22
    37c8:	bc 01       	movw	r22, r24
    37ca:	cd 01       	movw	r24, r26
    37cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37d0:	dc 01       	movw	r26, r24
    37d2:	cb 01       	movw	r24, r22
    37d4:	9c 8b       	std	Y+20, r25	; 0x14
    37d6:	8b 8b       	std	Y+19, r24	; 0x13
    37d8:	0f c0       	rjmp	.+30     	; 0x37f8 <ThingSpeak_Connect+0xd0>
    37da:	88 ec       	ldi	r24, 0xC8	; 200
    37dc:	90 e0       	ldi	r25, 0x00	; 0
    37de:	9a 8b       	std	Y+18, r25	; 0x12
    37e0:	89 8b       	std	Y+17, r24	; 0x11
    37e2:	89 89       	ldd	r24, Y+17	; 0x11
    37e4:	9a 89       	ldd	r25, Y+18	; 0x12
    37e6:	01 97       	sbiw	r24, 0x01	; 1
    37e8:	f1 f7       	brne	.-4      	; 0x37e6 <ThingSpeak_Connect+0xbe>
    37ea:	9a 8b       	std	Y+18, r25	; 0x12
    37ec:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    37ee:	8b 89       	ldd	r24, Y+19	; 0x13
    37f0:	9c 89       	ldd	r25, Y+20	; 0x14
    37f2:	01 97       	sbiw	r24, 0x01	; 1
    37f4:	9c 8b       	std	Y+20, r25	; 0x14
    37f6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37f8:	8b 89       	ldd	r24, Y+19	; 0x13
    37fa:	9c 89       	ldd	r25, Y+20	; 0x14
    37fc:	00 97       	sbiw	r24, 0x00	; 0
    37fe:	69 f7       	brne	.-38     	; 0x37da <ThingSpeak_Connect+0xb2>
    3800:	14 c0       	rjmp	.+40     	; 0x382a <ThingSpeak_Connect+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3802:	6d 89       	ldd	r22, Y+21	; 0x15
    3804:	7e 89       	ldd	r23, Y+22	; 0x16
    3806:	8f 89       	ldd	r24, Y+23	; 0x17
    3808:	98 8d       	ldd	r25, Y+24	; 0x18
    380a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    380e:	dc 01       	movw	r26, r24
    3810:	cb 01       	movw	r24, r22
    3812:	9c 8b       	std	Y+20, r25	; 0x14
    3814:	8b 8b       	std	Y+19, r24	; 0x13
    3816:	8b 89       	ldd	r24, Y+19	; 0x13
    3818:	9c 89       	ldd	r25, Y+20	; 0x14
    381a:	98 8b       	std	Y+16, r25	; 0x10
    381c:	8f 87       	std	Y+15, r24	; 0x0f
    381e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3820:	98 89       	ldd	r25, Y+16	; 0x10
    3822:	01 97       	sbiw	r24, 0x01	; 1
    3824:	f1 f7       	brne	.-4      	; 0x3822 <ThingSpeak_Connect+0xfa>
    3826:	98 8b       	std	Y+16, r25	; 0x10
    3828:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5000);
	UART_SendString((uint8*)"AT+CIPSTART=\"TCP\",\"api.thingspeak.com\",80\r");
    382a:	83 ee       	ldi	r24, 0xE3	; 227
    382c:	90 e0       	ldi	r25, 0x00	; 0
    382e:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    3832:	80 e0       	ldi	r24, 0x00	; 0
    3834:	90 e4       	ldi	r25, 0x40	; 64
    3836:	ac e9       	ldi	r26, 0x9C	; 156
    3838:	b5 e4       	ldi	r27, 0x45	; 69
    383a:	8b 87       	std	Y+11, r24	; 0x0b
    383c:	9c 87       	std	Y+12, r25	; 0x0c
    383e:	ad 87       	std	Y+13, r26	; 0x0d
    3840:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3842:	6b 85       	ldd	r22, Y+11	; 0x0b
    3844:	7c 85       	ldd	r23, Y+12	; 0x0c
    3846:	8d 85       	ldd	r24, Y+13	; 0x0d
    3848:	9e 85       	ldd	r25, Y+14	; 0x0e
    384a:	20 e0       	ldi	r18, 0x00	; 0
    384c:	30 e0       	ldi	r19, 0x00	; 0
    384e:	4a ef       	ldi	r20, 0xFA	; 250
    3850:	54 e4       	ldi	r21, 0x44	; 68
    3852:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3856:	dc 01       	movw	r26, r24
    3858:	cb 01       	movw	r24, r22
    385a:	8f 83       	std	Y+7, r24	; 0x07
    385c:	98 87       	std	Y+8, r25	; 0x08
    385e:	a9 87       	std	Y+9, r26	; 0x09
    3860:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3862:	6f 81       	ldd	r22, Y+7	; 0x07
    3864:	78 85       	ldd	r23, Y+8	; 0x08
    3866:	89 85       	ldd	r24, Y+9	; 0x09
    3868:	9a 85       	ldd	r25, Y+10	; 0x0a
    386a:	20 e0       	ldi	r18, 0x00	; 0
    386c:	30 e0       	ldi	r19, 0x00	; 0
    386e:	40 e8       	ldi	r20, 0x80	; 128
    3870:	5f e3       	ldi	r21, 0x3F	; 63
    3872:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3876:	88 23       	and	r24, r24
    3878:	2c f4       	brge	.+10     	; 0x3884 <ThingSpeak_Connect+0x15c>
		__ticks = 1;
    387a:	81 e0       	ldi	r24, 0x01	; 1
    387c:	90 e0       	ldi	r25, 0x00	; 0
    387e:	9e 83       	std	Y+6, r25	; 0x06
    3880:	8d 83       	std	Y+5, r24	; 0x05
    3882:	3f c0       	rjmp	.+126    	; 0x3902 <ThingSpeak_Connect+0x1da>
	else if (__tmp > 65535)
    3884:	6f 81       	ldd	r22, Y+7	; 0x07
    3886:	78 85       	ldd	r23, Y+8	; 0x08
    3888:	89 85       	ldd	r24, Y+9	; 0x09
    388a:	9a 85       	ldd	r25, Y+10	; 0x0a
    388c:	20 e0       	ldi	r18, 0x00	; 0
    388e:	3f ef       	ldi	r19, 0xFF	; 255
    3890:	4f e7       	ldi	r20, 0x7F	; 127
    3892:	57 e4       	ldi	r21, 0x47	; 71
    3894:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3898:	18 16       	cp	r1, r24
    389a:	4c f5       	brge	.+82     	; 0x38ee <ThingSpeak_Connect+0x1c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    389c:	6b 85       	ldd	r22, Y+11	; 0x0b
    389e:	7c 85       	ldd	r23, Y+12	; 0x0c
    38a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    38a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    38a4:	20 e0       	ldi	r18, 0x00	; 0
    38a6:	30 e0       	ldi	r19, 0x00	; 0
    38a8:	40 e2       	ldi	r20, 0x20	; 32
    38aa:	51 e4       	ldi	r21, 0x41	; 65
    38ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38b0:	dc 01       	movw	r26, r24
    38b2:	cb 01       	movw	r24, r22
    38b4:	bc 01       	movw	r22, r24
    38b6:	cd 01       	movw	r24, r26
    38b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38bc:	dc 01       	movw	r26, r24
    38be:	cb 01       	movw	r24, r22
    38c0:	9e 83       	std	Y+6, r25	; 0x06
    38c2:	8d 83       	std	Y+5, r24	; 0x05
    38c4:	0f c0       	rjmp	.+30     	; 0x38e4 <ThingSpeak_Connect+0x1bc>
    38c6:	88 ec       	ldi	r24, 0xC8	; 200
    38c8:	90 e0       	ldi	r25, 0x00	; 0
    38ca:	9c 83       	std	Y+4, r25	; 0x04
    38cc:	8b 83       	std	Y+3, r24	; 0x03
    38ce:	8b 81       	ldd	r24, Y+3	; 0x03
    38d0:	9c 81       	ldd	r25, Y+4	; 0x04
    38d2:	01 97       	sbiw	r24, 0x01	; 1
    38d4:	f1 f7       	brne	.-4      	; 0x38d2 <ThingSpeak_Connect+0x1aa>
    38d6:	9c 83       	std	Y+4, r25	; 0x04
    38d8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38da:	8d 81       	ldd	r24, Y+5	; 0x05
    38dc:	9e 81       	ldd	r25, Y+6	; 0x06
    38de:	01 97       	sbiw	r24, 0x01	; 1
    38e0:	9e 83       	std	Y+6, r25	; 0x06
    38e2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38e4:	8d 81       	ldd	r24, Y+5	; 0x05
    38e6:	9e 81       	ldd	r25, Y+6	; 0x06
    38e8:	00 97       	sbiw	r24, 0x00	; 0
    38ea:	69 f7       	brne	.-38     	; 0x38c6 <ThingSpeak_Connect+0x19e>
    38ec:	14 c0       	rjmp	.+40     	; 0x3916 <ThingSpeak_Connect+0x1ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38ee:	6f 81       	ldd	r22, Y+7	; 0x07
    38f0:	78 85       	ldd	r23, Y+8	; 0x08
    38f2:	89 85       	ldd	r24, Y+9	; 0x09
    38f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    38f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38fa:	dc 01       	movw	r26, r24
    38fc:	cb 01       	movw	r24, r22
    38fe:	9e 83       	std	Y+6, r25	; 0x06
    3900:	8d 83       	std	Y+5, r24	; 0x05
    3902:	8d 81       	ldd	r24, Y+5	; 0x05
    3904:	9e 81       	ldd	r25, Y+6	; 0x06
    3906:	9a 83       	std	Y+2, r25	; 0x02
    3908:	89 83       	std	Y+1, r24	; 0x01
    390a:	89 81       	ldd	r24, Y+1	; 0x01
    390c:	9a 81       	ldd	r25, Y+2	; 0x02
    390e:	01 97       	sbiw	r24, 0x01	; 1
    3910:	f1 f7       	brne	.-4      	; 0x390e <ThingSpeak_Connect+0x1e6>
    3912:	9a 83       	std	Y+2, r25	; 0x02
    3914:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5000);
	sei();
    3916:	78 94       	sei


}
    3918:	6c 96       	adiw	r28, 0x1c	; 28
    391a:	0f b6       	in	r0, 0x3f	; 63
    391c:	f8 94       	cli
    391e:	de bf       	out	0x3e, r29	; 62
    3920:	0f be       	out	0x3f, r0	; 63
    3922:	cd bf       	out	0x3d, r28	; 61
    3924:	cf 91       	pop	r28
    3926:	df 91       	pop	r29
    3928:	08 95       	ret

0000392a <SendThingSpeak>:
 * field1 :from website
 * value :100
 *
 * *********************/
void SendThingSpeak(sint8*field,uint16 val)
{
    392a:	df 93       	push	r29
    392c:	cf 93       	push	r28
    392e:	cd b7       	in	r28, 0x3d	; 61
    3930:	de b7       	in	r29, 0x3e	; 62
    3932:	c8 5e       	subi	r28, 0xE8	; 232
    3934:	d0 40       	sbci	r29, 0x00	; 0
    3936:	0f b6       	in	r0, 0x3f	; 63
    3938:	f8 94       	cli
    393a:	de bf       	out	0x3e, r29	; 62
    393c:	0f be       	out	0x3f, r0	; 63
    393e:	cd bf       	out	0x3d, r28	; 61
    3940:	fe 01       	movw	r30, r28
    3942:	eb 51       	subi	r30, 0x1B	; 27
    3944:	ff 4f       	sbci	r31, 0xFF	; 255
    3946:	91 83       	std	Z+1, r25	; 0x01
    3948:	80 83       	st	Z, r24
    394a:	fe 01       	movw	r30, r28
    394c:	e9 51       	subi	r30, 0x19	; 25
    394e:	ff 4f       	sbci	r31, 0xFF	; 255
    3950:	71 83       	std	Z+1, r23	; 0x01
    3952:	60 83       	st	Z, r22
	//	UART_SendString((uint8*)"AT+CIPSPRT=0");
	//	_delay_ms(3000);
	memset(DataOutput,0,sizeof(DataOutput));
    3954:	8c ee       	ldi	r24, 0xEC	; 236
    3956:	91 e0       	ldi	r25, 0x01	; 1
    3958:	60 e0       	ldi	r22, 0x00	; 0
    395a:	70 e0       	ldi	r23, 0x00	; 0
    395c:	44 e6       	ldi	r20, 0x64	; 100
    395e:	50 e0       	ldi	r21, 0x00	; 0
    3960:	0e 94 97 28 	call	0x512e	; 0x512e <memset>
	uint8 header[200]={0};
    3964:	88 ec       	ldi	r24, 0xC8	; 200
    3966:	fe 01       	movw	r30, r28
    3968:	7d 96       	adiw	r30, 0x1d	; 29
    396a:	df 01       	movw	r26, r30
    396c:	98 2f       	mov	r25, r24
    396e:	1d 92       	st	X+, r1
    3970:	9a 95       	dec	r25
    3972:	e9 f7       	brne	.-6      	; 0x396e <SendThingSpeak+0x44>
	ThingSpeak_Connect();
    3974:	0e 94 94 1b 	call	0x3728	; 0x3728 <ThingSpeak_Connect>

	cli();
    3978:	f8 94       	cli
	//	UART_SendString((uint8*)"GET /update?api_key=LE16DO8V2Y6WKF00&field1=200\r\n");
	sprintf(header,(char*)"GET /update?api_key=LE16DO8V2Y6WKF00&%s=%d\r\n",field,val);
    397a:	ad b7       	in	r26, 0x3d	; 61
    397c:	be b7       	in	r27, 0x3e	; 62
    397e:	18 97       	sbiw	r26, 0x08	; 8
    3980:	0f b6       	in	r0, 0x3f	; 63
    3982:	f8 94       	cli
    3984:	be bf       	out	0x3e, r27	; 62
    3986:	0f be       	out	0x3f, r0	; 63
    3988:	ad bf       	out	0x3d, r26	; 61
    398a:	ad b7       	in	r26, 0x3d	; 61
    398c:	be b7       	in	r27, 0x3e	; 62
    398e:	11 96       	adiw	r26, 0x01	; 1
    3990:	ce 01       	movw	r24, r28
    3992:	4d 96       	adiw	r24, 0x1d	; 29
    3994:	11 96       	adiw	r26, 0x01	; 1
    3996:	9c 93       	st	X, r25
    3998:	8e 93       	st	-X, r24
    399a:	8e e0       	ldi	r24, 0x0E	; 14
    399c:	91 e0       	ldi	r25, 0x01	; 1
    399e:	13 96       	adiw	r26, 0x03	; 3
    39a0:	9c 93       	st	X, r25
    39a2:	8e 93       	st	-X, r24
    39a4:	12 97       	sbiw	r26, 0x02	; 2
    39a6:	fe 01       	movw	r30, r28
    39a8:	eb 51       	subi	r30, 0x1B	; 27
    39aa:	ff 4f       	sbci	r31, 0xFF	; 255
    39ac:	80 81       	ld	r24, Z
    39ae:	91 81       	ldd	r25, Z+1	; 0x01
    39b0:	15 96       	adiw	r26, 0x05	; 5
    39b2:	9c 93       	st	X, r25
    39b4:	8e 93       	st	-X, r24
    39b6:	14 97       	sbiw	r26, 0x04	; 4
    39b8:	fe 01       	movw	r30, r28
    39ba:	e9 51       	subi	r30, 0x19	; 25
    39bc:	ff 4f       	sbci	r31, 0xFF	; 255
    39be:	80 81       	ld	r24, Z
    39c0:	91 81       	ldd	r25, Z+1	; 0x01
    39c2:	17 96       	adiw	r26, 0x07	; 7
    39c4:	9c 93       	st	X, r25
    39c6:	8e 93       	st	-X, r24
    39c8:	16 97       	sbiw	r26, 0x06	; 6
    39ca:	0e 94 a7 28 	call	0x514e	; 0x514e <sprintf>
    39ce:	8d b7       	in	r24, 0x3d	; 61
    39d0:	9e b7       	in	r25, 0x3e	; 62
    39d2:	08 96       	adiw	r24, 0x08	; 8
    39d4:	0f b6       	in	r0, 0x3f	; 63
    39d6:	f8 94       	cli
    39d8:	9e bf       	out	0x3e, r25	; 62
    39da:	0f be       	out	0x3f, r0	; 63
    39dc:	8d bf       	out	0x3d, r24	; 61
	UART_SendString((uint8)"AT+CIPSEND\r");
    39de:	8b e3       	ldi	r24, 0x3B	; 59
    39e0:	91 e0       	ldi	r25, 0x01	; 1
    39e2:	88 2f       	mov	r24, r24
    39e4:	90 e0       	ldi	r25, 0x00	; 0
    39e6:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
    39ea:	80 e0       	ldi	r24, 0x00	; 0
    39ec:	90 e0       	ldi	r25, 0x00	; 0
    39ee:	aa ef       	ldi	r26, 0xFA	; 250
    39f0:	b4 e4       	ldi	r27, 0x44	; 68
    39f2:	89 8f       	std	Y+25, r24	; 0x19
    39f4:	9a 8f       	std	Y+26, r25	; 0x1a
    39f6:	ab 8f       	std	Y+27, r26	; 0x1b
    39f8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    39fa:	69 8d       	ldd	r22, Y+25	; 0x19
    39fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    39fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3a00:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3a02:	20 e0       	ldi	r18, 0x00	; 0
    3a04:	30 e0       	ldi	r19, 0x00	; 0
    3a06:	4a ef       	ldi	r20, 0xFA	; 250
    3a08:	54 e4       	ldi	r21, 0x44	; 68
    3a0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a0e:	dc 01       	movw	r26, r24
    3a10:	cb 01       	movw	r24, r22
    3a12:	8d 8b       	std	Y+21, r24	; 0x15
    3a14:	9e 8b       	std	Y+22, r25	; 0x16
    3a16:	af 8b       	std	Y+23, r26	; 0x17
    3a18:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3a1a:	6d 89       	ldd	r22, Y+21	; 0x15
    3a1c:	7e 89       	ldd	r23, Y+22	; 0x16
    3a1e:	8f 89       	ldd	r24, Y+23	; 0x17
    3a20:	98 8d       	ldd	r25, Y+24	; 0x18
    3a22:	20 e0       	ldi	r18, 0x00	; 0
    3a24:	30 e0       	ldi	r19, 0x00	; 0
    3a26:	40 e8       	ldi	r20, 0x80	; 128
    3a28:	5f e3       	ldi	r21, 0x3F	; 63
    3a2a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3a2e:	88 23       	and	r24, r24
    3a30:	2c f4       	brge	.+10     	; 0x3a3c <SendThingSpeak+0x112>
		__ticks = 1;
    3a32:	81 e0       	ldi	r24, 0x01	; 1
    3a34:	90 e0       	ldi	r25, 0x00	; 0
    3a36:	9c 8b       	std	Y+20, r25	; 0x14
    3a38:	8b 8b       	std	Y+19, r24	; 0x13
    3a3a:	3f c0       	rjmp	.+126    	; 0x3aba <SendThingSpeak+0x190>
	else if (__tmp > 65535)
    3a3c:	6d 89       	ldd	r22, Y+21	; 0x15
    3a3e:	7e 89       	ldd	r23, Y+22	; 0x16
    3a40:	8f 89       	ldd	r24, Y+23	; 0x17
    3a42:	98 8d       	ldd	r25, Y+24	; 0x18
    3a44:	20 e0       	ldi	r18, 0x00	; 0
    3a46:	3f ef       	ldi	r19, 0xFF	; 255
    3a48:	4f e7       	ldi	r20, 0x7F	; 127
    3a4a:	57 e4       	ldi	r21, 0x47	; 71
    3a4c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3a50:	18 16       	cp	r1, r24
    3a52:	4c f5       	brge	.+82     	; 0x3aa6 <SendThingSpeak+0x17c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a54:	69 8d       	ldd	r22, Y+25	; 0x19
    3a56:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3a58:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3a5a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3a5c:	20 e0       	ldi	r18, 0x00	; 0
    3a5e:	30 e0       	ldi	r19, 0x00	; 0
    3a60:	40 e2       	ldi	r20, 0x20	; 32
    3a62:	51 e4       	ldi	r21, 0x41	; 65
    3a64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a68:	dc 01       	movw	r26, r24
    3a6a:	cb 01       	movw	r24, r22
    3a6c:	bc 01       	movw	r22, r24
    3a6e:	cd 01       	movw	r24, r26
    3a70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a74:	dc 01       	movw	r26, r24
    3a76:	cb 01       	movw	r24, r22
    3a78:	9c 8b       	std	Y+20, r25	; 0x14
    3a7a:	8b 8b       	std	Y+19, r24	; 0x13
    3a7c:	0f c0       	rjmp	.+30     	; 0x3a9c <SendThingSpeak+0x172>
    3a7e:	88 ec       	ldi	r24, 0xC8	; 200
    3a80:	90 e0       	ldi	r25, 0x00	; 0
    3a82:	9a 8b       	std	Y+18, r25	; 0x12
    3a84:	89 8b       	std	Y+17, r24	; 0x11
    3a86:	89 89       	ldd	r24, Y+17	; 0x11
    3a88:	9a 89       	ldd	r25, Y+18	; 0x12
    3a8a:	01 97       	sbiw	r24, 0x01	; 1
    3a8c:	f1 f7       	brne	.-4      	; 0x3a8a <SendThingSpeak+0x160>
    3a8e:	9a 8b       	std	Y+18, r25	; 0x12
    3a90:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a92:	8b 89       	ldd	r24, Y+19	; 0x13
    3a94:	9c 89       	ldd	r25, Y+20	; 0x14
    3a96:	01 97       	sbiw	r24, 0x01	; 1
    3a98:	9c 8b       	std	Y+20, r25	; 0x14
    3a9a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a9c:	8b 89       	ldd	r24, Y+19	; 0x13
    3a9e:	9c 89       	ldd	r25, Y+20	; 0x14
    3aa0:	00 97       	sbiw	r24, 0x00	; 0
    3aa2:	69 f7       	brne	.-38     	; 0x3a7e <SendThingSpeak+0x154>
    3aa4:	14 c0       	rjmp	.+40     	; 0x3ace <SendThingSpeak+0x1a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3aa6:	6d 89       	ldd	r22, Y+21	; 0x15
    3aa8:	7e 89       	ldd	r23, Y+22	; 0x16
    3aaa:	8f 89       	ldd	r24, Y+23	; 0x17
    3aac:	98 8d       	ldd	r25, Y+24	; 0x18
    3aae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ab2:	dc 01       	movw	r26, r24
    3ab4:	cb 01       	movw	r24, r22
    3ab6:	9c 8b       	std	Y+20, r25	; 0x14
    3ab8:	8b 8b       	std	Y+19, r24	; 0x13
    3aba:	8b 89       	ldd	r24, Y+19	; 0x13
    3abc:	9c 89       	ldd	r25, Y+20	; 0x14
    3abe:	98 8b       	std	Y+16, r25	; 0x10
    3ac0:	8f 87       	std	Y+15, r24	; 0x0f
    3ac2:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ac4:	98 89       	ldd	r25, Y+16	; 0x10
    3ac6:	01 97       	sbiw	r24, 0x01	; 1
    3ac8:	f1 f7       	brne	.-4      	; 0x3ac6 <SendThingSpeak+0x19c>
    3aca:	98 8b       	std	Y+16, r25	; 0x10
    3acc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2000);
	UART_SendByte(0x1A);
    3ace:	8a e1       	ldi	r24, 0x1A	; 26
    3ad0:	90 e0       	ldi	r25, 0x00	; 0
    3ad2:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>


	UART_ReceiveString_Asynch(DataOutput);
    3ad6:	8c ee       	ldi	r24, 0xEC	; 236
    3ad8:	91 e0       	ldi	r25, 0x01	; 1
    3ada:	0e 94 9c 06 	call	0xd38	; 0xd38 <UART_ReceiveString_Asynch>
	sei();
    3ade:	78 94       	sei
    3ae0:	80 e0       	ldi	r24, 0x00	; 0
    3ae2:	90 e4       	ldi	r25, 0x40	; 64
    3ae4:	ac e9       	ldi	r26, 0x9C	; 156
    3ae6:	b5 e4       	ldi	r27, 0x45	; 69
    3ae8:	8b 87       	std	Y+11, r24	; 0x0b
    3aea:	9c 87       	std	Y+12, r25	; 0x0c
    3aec:	ad 87       	std	Y+13, r26	; 0x0d
    3aee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3af0:	6b 85       	ldd	r22, Y+11	; 0x0b
    3af2:	7c 85       	ldd	r23, Y+12	; 0x0c
    3af4:	8d 85       	ldd	r24, Y+13	; 0x0d
    3af6:	9e 85       	ldd	r25, Y+14	; 0x0e
    3af8:	20 e0       	ldi	r18, 0x00	; 0
    3afa:	30 e0       	ldi	r19, 0x00	; 0
    3afc:	4a ef       	ldi	r20, 0xFA	; 250
    3afe:	54 e4       	ldi	r21, 0x44	; 68
    3b00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b04:	dc 01       	movw	r26, r24
    3b06:	cb 01       	movw	r24, r22
    3b08:	8f 83       	std	Y+7, r24	; 0x07
    3b0a:	98 87       	std	Y+8, r25	; 0x08
    3b0c:	a9 87       	std	Y+9, r26	; 0x09
    3b0e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3b10:	6f 81       	ldd	r22, Y+7	; 0x07
    3b12:	78 85       	ldd	r23, Y+8	; 0x08
    3b14:	89 85       	ldd	r24, Y+9	; 0x09
    3b16:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b18:	20 e0       	ldi	r18, 0x00	; 0
    3b1a:	30 e0       	ldi	r19, 0x00	; 0
    3b1c:	40 e8       	ldi	r20, 0x80	; 128
    3b1e:	5f e3       	ldi	r21, 0x3F	; 63
    3b20:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3b24:	88 23       	and	r24, r24
    3b26:	2c f4       	brge	.+10     	; 0x3b32 <SendThingSpeak+0x208>
		__ticks = 1;
    3b28:	81 e0       	ldi	r24, 0x01	; 1
    3b2a:	90 e0       	ldi	r25, 0x00	; 0
    3b2c:	9e 83       	std	Y+6, r25	; 0x06
    3b2e:	8d 83       	std	Y+5, r24	; 0x05
    3b30:	3f c0       	rjmp	.+126    	; 0x3bb0 <SendThingSpeak+0x286>
	else if (__tmp > 65535)
    3b32:	6f 81       	ldd	r22, Y+7	; 0x07
    3b34:	78 85       	ldd	r23, Y+8	; 0x08
    3b36:	89 85       	ldd	r24, Y+9	; 0x09
    3b38:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b3a:	20 e0       	ldi	r18, 0x00	; 0
    3b3c:	3f ef       	ldi	r19, 0xFF	; 255
    3b3e:	4f e7       	ldi	r20, 0x7F	; 127
    3b40:	57 e4       	ldi	r21, 0x47	; 71
    3b42:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3b46:	18 16       	cp	r1, r24
    3b48:	4c f5       	brge	.+82     	; 0x3b9c <SendThingSpeak+0x272>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b50:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b52:	20 e0       	ldi	r18, 0x00	; 0
    3b54:	30 e0       	ldi	r19, 0x00	; 0
    3b56:	40 e2       	ldi	r20, 0x20	; 32
    3b58:	51 e4       	ldi	r21, 0x41	; 65
    3b5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b5e:	dc 01       	movw	r26, r24
    3b60:	cb 01       	movw	r24, r22
    3b62:	bc 01       	movw	r22, r24
    3b64:	cd 01       	movw	r24, r26
    3b66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b6a:	dc 01       	movw	r26, r24
    3b6c:	cb 01       	movw	r24, r22
    3b6e:	9e 83       	std	Y+6, r25	; 0x06
    3b70:	8d 83       	std	Y+5, r24	; 0x05
    3b72:	0f c0       	rjmp	.+30     	; 0x3b92 <SendThingSpeak+0x268>
    3b74:	88 ec       	ldi	r24, 0xC8	; 200
    3b76:	90 e0       	ldi	r25, 0x00	; 0
    3b78:	9c 83       	std	Y+4, r25	; 0x04
    3b7a:	8b 83       	std	Y+3, r24	; 0x03
    3b7c:	8b 81       	ldd	r24, Y+3	; 0x03
    3b7e:	9c 81       	ldd	r25, Y+4	; 0x04
    3b80:	01 97       	sbiw	r24, 0x01	; 1
    3b82:	f1 f7       	brne	.-4      	; 0x3b80 <SendThingSpeak+0x256>
    3b84:	9c 83       	std	Y+4, r25	; 0x04
    3b86:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b88:	8d 81       	ldd	r24, Y+5	; 0x05
    3b8a:	9e 81       	ldd	r25, Y+6	; 0x06
    3b8c:	01 97       	sbiw	r24, 0x01	; 1
    3b8e:	9e 83       	std	Y+6, r25	; 0x06
    3b90:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b92:	8d 81       	ldd	r24, Y+5	; 0x05
    3b94:	9e 81       	ldd	r25, Y+6	; 0x06
    3b96:	00 97       	sbiw	r24, 0x00	; 0
    3b98:	69 f7       	brne	.-38     	; 0x3b74 <SendThingSpeak+0x24a>
    3b9a:	14 c0       	rjmp	.+40     	; 0x3bc4 <SendThingSpeak+0x29a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b9c:	6f 81       	ldd	r22, Y+7	; 0x07
    3b9e:	78 85       	ldd	r23, Y+8	; 0x08
    3ba0:	89 85       	ldd	r24, Y+9	; 0x09
    3ba2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ba4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ba8:	dc 01       	movw	r26, r24
    3baa:	cb 01       	movw	r24, r22
    3bac:	9e 83       	std	Y+6, r25	; 0x06
    3bae:	8d 83       	std	Y+5, r24	; 0x05
    3bb0:	8d 81       	ldd	r24, Y+5	; 0x05
    3bb2:	9e 81       	ldd	r25, Y+6	; 0x06
    3bb4:	9a 83       	std	Y+2, r25	; 0x02
    3bb6:	89 83       	std	Y+1, r24	; 0x01
    3bb8:	89 81       	ldd	r24, Y+1	; 0x01
    3bba:	9a 81       	ldd	r25, Y+2	; 0x02
    3bbc:	01 97       	sbiw	r24, 0x01	; 1
    3bbe:	f1 f7       	brne	.-4      	; 0x3bbc <SendThingSpeak+0x292>
    3bc0:	9a 83       	std	Y+2, r25	; 0x02
    3bc2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5000);
	ThingSpeak_ClosedConnection();
    3bc4:	0e 94 ee 1d 	call	0x3bdc	; 0x3bdc <ThingSpeak_ClosedConnection>




}
    3bc8:	c8 51       	subi	r28, 0x18	; 24
    3bca:	df 4f       	sbci	r29, 0xFF	; 255
    3bcc:	0f b6       	in	r0, 0x3f	; 63
    3bce:	f8 94       	cli
    3bd0:	de bf       	out	0x3e, r29	; 62
    3bd2:	0f be       	out	0x3f, r0	; 63
    3bd4:	cd bf       	out	0x3d, r28	; 61
    3bd6:	cf 91       	pop	r28
    3bd8:	df 91       	pop	r29
    3bda:	08 95       	ret

00003bdc <ThingSpeak_ClosedConnection>:
void ThingSpeak_ClosedConnection()
{
    3bdc:	df 93       	push	r29
    3bde:	cf 93       	push	r28
    3be0:	cd b7       	in	r28, 0x3d	; 61
    3be2:	de b7       	in	r29, 0x3e	; 62
    3be4:	2e 97       	sbiw	r28, 0x0e	; 14
    3be6:	0f b6       	in	r0, 0x3f	; 63
    3be8:	f8 94       	cli
    3bea:	de bf       	out	0x3e, r29	; 62
    3bec:	0f be       	out	0x3f, r0	; 63
    3bee:	cd bf       	out	0x3d, r28	; 61
	UART_SendString("AT+CIPCLOSE=1\r");
    3bf0:	87 e4       	ldi	r24, 0x47	; 71
    3bf2:	91 e0       	ldi	r25, 0x01	; 1
    3bf4:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_SendString>
	UART_SendByte('\n');
    3bf8:	8a e0       	ldi	r24, 0x0A	; 10
    3bfa:	90 e0       	ldi	r25, 0x00	; 0
    3bfc:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <UART_SendByte>
    3c00:	80 e0       	ldi	r24, 0x00	; 0
    3c02:	90 e0       	ldi	r25, 0x00	; 0
    3c04:	aa e7       	ldi	r26, 0x7A	; 122
    3c06:	b5 e4       	ldi	r27, 0x45	; 69
    3c08:	8b 87       	std	Y+11, r24	; 0x0b
    3c0a:	9c 87       	std	Y+12, r25	; 0x0c
    3c0c:	ad 87       	std	Y+13, r26	; 0x0d
    3c0e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c10:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c12:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c14:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c16:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c18:	20 e0       	ldi	r18, 0x00	; 0
    3c1a:	30 e0       	ldi	r19, 0x00	; 0
    3c1c:	4a ef       	ldi	r20, 0xFA	; 250
    3c1e:	54 e4       	ldi	r21, 0x44	; 68
    3c20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c24:	dc 01       	movw	r26, r24
    3c26:	cb 01       	movw	r24, r22
    3c28:	8f 83       	std	Y+7, r24	; 0x07
    3c2a:	98 87       	std	Y+8, r25	; 0x08
    3c2c:	a9 87       	std	Y+9, r26	; 0x09
    3c2e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c30:	6f 81       	ldd	r22, Y+7	; 0x07
    3c32:	78 85       	ldd	r23, Y+8	; 0x08
    3c34:	89 85       	ldd	r24, Y+9	; 0x09
    3c36:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c38:	20 e0       	ldi	r18, 0x00	; 0
    3c3a:	30 e0       	ldi	r19, 0x00	; 0
    3c3c:	40 e8       	ldi	r20, 0x80	; 128
    3c3e:	5f e3       	ldi	r21, 0x3F	; 63
    3c40:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3c44:	88 23       	and	r24, r24
    3c46:	2c f4       	brge	.+10     	; 0x3c52 <ThingSpeak_ClosedConnection+0x76>
		__ticks = 1;
    3c48:	81 e0       	ldi	r24, 0x01	; 1
    3c4a:	90 e0       	ldi	r25, 0x00	; 0
    3c4c:	9e 83       	std	Y+6, r25	; 0x06
    3c4e:	8d 83       	std	Y+5, r24	; 0x05
    3c50:	3f c0       	rjmp	.+126    	; 0x3cd0 <ThingSpeak_ClosedConnection+0xf4>
	else if (__tmp > 65535)
    3c52:	6f 81       	ldd	r22, Y+7	; 0x07
    3c54:	78 85       	ldd	r23, Y+8	; 0x08
    3c56:	89 85       	ldd	r24, Y+9	; 0x09
    3c58:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c5a:	20 e0       	ldi	r18, 0x00	; 0
    3c5c:	3f ef       	ldi	r19, 0xFF	; 255
    3c5e:	4f e7       	ldi	r20, 0x7F	; 127
    3c60:	57 e4       	ldi	r21, 0x47	; 71
    3c62:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3c66:	18 16       	cp	r1, r24
    3c68:	4c f5       	brge	.+82     	; 0x3cbc <ThingSpeak_ClosedConnection+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c6a:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c6c:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c6e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c70:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c72:	20 e0       	ldi	r18, 0x00	; 0
    3c74:	30 e0       	ldi	r19, 0x00	; 0
    3c76:	40 e2       	ldi	r20, 0x20	; 32
    3c78:	51 e4       	ldi	r21, 0x41	; 65
    3c7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c7e:	dc 01       	movw	r26, r24
    3c80:	cb 01       	movw	r24, r22
    3c82:	bc 01       	movw	r22, r24
    3c84:	cd 01       	movw	r24, r26
    3c86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c8a:	dc 01       	movw	r26, r24
    3c8c:	cb 01       	movw	r24, r22
    3c8e:	9e 83       	std	Y+6, r25	; 0x06
    3c90:	8d 83       	std	Y+5, r24	; 0x05
    3c92:	0f c0       	rjmp	.+30     	; 0x3cb2 <ThingSpeak_ClosedConnection+0xd6>
    3c94:	88 ec       	ldi	r24, 0xC8	; 200
    3c96:	90 e0       	ldi	r25, 0x00	; 0
    3c98:	9c 83       	std	Y+4, r25	; 0x04
    3c9a:	8b 83       	std	Y+3, r24	; 0x03
    3c9c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c9e:	9c 81       	ldd	r25, Y+4	; 0x04
    3ca0:	01 97       	sbiw	r24, 0x01	; 1
    3ca2:	f1 f7       	brne	.-4      	; 0x3ca0 <ThingSpeak_ClosedConnection+0xc4>
    3ca4:	9c 83       	std	Y+4, r25	; 0x04
    3ca6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ca8:	8d 81       	ldd	r24, Y+5	; 0x05
    3caa:	9e 81       	ldd	r25, Y+6	; 0x06
    3cac:	01 97       	sbiw	r24, 0x01	; 1
    3cae:	9e 83       	std	Y+6, r25	; 0x06
    3cb0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3cb2:	8d 81       	ldd	r24, Y+5	; 0x05
    3cb4:	9e 81       	ldd	r25, Y+6	; 0x06
    3cb6:	00 97       	sbiw	r24, 0x00	; 0
    3cb8:	69 f7       	brne	.-38     	; 0x3c94 <ThingSpeak_ClosedConnection+0xb8>
    3cba:	14 c0       	rjmp	.+40     	; 0x3ce4 <ThingSpeak_ClosedConnection+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3cbc:	6f 81       	ldd	r22, Y+7	; 0x07
    3cbe:	78 85       	ldd	r23, Y+8	; 0x08
    3cc0:	89 85       	ldd	r24, Y+9	; 0x09
    3cc2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cc4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cc8:	dc 01       	movw	r26, r24
    3cca:	cb 01       	movw	r24, r22
    3ccc:	9e 83       	std	Y+6, r25	; 0x06
    3cce:	8d 83       	std	Y+5, r24	; 0x05
    3cd0:	8d 81       	ldd	r24, Y+5	; 0x05
    3cd2:	9e 81       	ldd	r25, Y+6	; 0x06
    3cd4:	9a 83       	std	Y+2, r25	; 0x02
    3cd6:	89 83       	std	Y+1, r24	; 0x01
    3cd8:	89 81       	ldd	r24, Y+1	; 0x01
    3cda:	9a 81       	ldd	r25, Y+2	; 0x02
    3cdc:	01 97       	sbiw	r24, 0x01	; 1
    3cde:	f1 f7       	brne	.-4      	; 0x3cdc <ThingSpeak_ClosedConnection+0x100>
    3ce0:	9a 83       	std	Y+2, r25	; 0x02
    3ce2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(4000);
}
    3ce4:	2e 96       	adiw	r28, 0x0e	; 14
    3ce6:	0f b6       	in	r0, 0x3f	; 63
    3ce8:	f8 94       	cli
    3cea:	de bf       	out	0x3e, r29	; 62
    3cec:	0f be       	out	0x3f, r0	; 63
    3cee:	cd bf       	out	0x3d, r28	; 61
    3cf0:	cf 91       	pop	r28
    3cf2:	df 91       	pop	r29
    3cf4:	08 95       	ret

00003cf6 <LCD_WriteCommand>:
}
/************************************* 4 BIT Mode separated Pins functions********************************************/
#elif (LCD_MODE==M_4BIT_SEPARATED)

static void LCD_WriteCommand(uint8 Command)
{
    3cf6:	df 93       	push	r29
    3cf8:	cf 93       	push	r28
    3cfa:	cd b7       	in	r28, 0x3d	; 61
    3cfc:	de b7       	in	r29, 0x3e	; 62
    3cfe:	e9 97       	sbiw	r28, 0x39	; 57
    3d00:	0f b6       	in	r0, 0x3f	; 63
    3d02:	f8 94       	cli
    3d04:	de bf       	out	0x3e, r29	; 62
    3d06:	0f be       	out	0x3f, r0	; 63
    3d08:	cd bf       	out	0x3d, r28	; 61
    3d0a:	89 af       	std	Y+57, r24	; 0x39
	GPIO_write_pin(LCD_PORT_CONTROL,RS,LOW);
    3d0c:	81 e0       	ldi	r24, 0x01	; 1
    3d0e:	61 e0       	ldi	r22, 0x01	; 1
    3d10:	40 e0       	ldi	r20, 0x00	; 0
    3d12:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,RW,LOW);
    3d16:	81 e0       	ldi	r24, 0x01	; 1
    3d18:	62 e0       	ldi	r22, 0x02	; 2
    3d1a:	40 e0       	ldi	r20, 0x00	; 0
    3d1c:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Command,4));
    3d20:	89 ad       	ldd	r24, Y+57	; 0x39
    3d22:	82 95       	swap	r24
    3d24:	8f 70       	andi	r24, 0x0F	; 15
    3d26:	98 2f       	mov	r25, r24
    3d28:	91 70       	andi	r25, 0x01	; 1
    3d2a:	80 e0       	ldi	r24, 0x00	; 0
    3d2c:	64 e0       	ldi	r22, 0x04	; 4
    3d2e:	49 2f       	mov	r20, r25
    3d30:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Command,5));
    3d34:	89 ad       	ldd	r24, Y+57	; 0x39
    3d36:	82 95       	swap	r24
    3d38:	86 95       	lsr	r24
    3d3a:	87 70       	andi	r24, 0x07	; 7
    3d3c:	98 2f       	mov	r25, r24
    3d3e:	91 70       	andi	r25, 0x01	; 1
    3d40:	80 e0       	ldi	r24, 0x00	; 0
    3d42:	65 e0       	ldi	r22, 0x05	; 5
    3d44:	49 2f       	mov	r20, r25
    3d46:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Command,6));
    3d4a:	89 ad       	ldd	r24, Y+57	; 0x39
    3d4c:	82 95       	swap	r24
    3d4e:	86 95       	lsr	r24
    3d50:	86 95       	lsr	r24
    3d52:	83 70       	andi	r24, 0x03	; 3
    3d54:	98 2f       	mov	r25, r24
    3d56:	91 70       	andi	r25, 0x01	; 1
    3d58:	80 e0       	ldi	r24, 0x00	; 0
    3d5a:	66 e0       	ldi	r22, 0x06	; 6
    3d5c:	49 2f       	mov	r20, r25
    3d5e:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Command,7));
    3d62:	89 ad       	ldd	r24, Y+57	; 0x39
    3d64:	98 2f       	mov	r25, r24
    3d66:	99 1f       	adc	r25, r25
    3d68:	99 27       	eor	r25, r25
    3d6a:	99 1f       	adc	r25, r25
    3d6c:	80 e0       	ldi	r24, 0x00	; 0
    3d6e:	67 e0       	ldi	r22, 0x07	; 7
    3d70:	49 2f       	mov	r20, r25
    3d72:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    3d76:	81 e0       	ldi	r24, 0x01	; 1
    3d78:	63 e0       	ldi	r22, 0x03	; 3
    3d7a:	41 e0       	ldi	r20, 0x01	; 1
    3d7c:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    3d80:	80 e0       	ldi	r24, 0x00	; 0
    3d82:	90 e0       	ldi	r25, 0x00	; 0
    3d84:	a0 e0       	ldi	r26, 0x00	; 0
    3d86:	b0 e4       	ldi	r27, 0x40	; 64
    3d88:	8d ab       	std	Y+53, r24	; 0x35
    3d8a:	9e ab       	std	Y+54, r25	; 0x36
    3d8c:	af ab       	std	Y+55, r26	; 0x37
    3d8e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d90:	6d a9       	ldd	r22, Y+53	; 0x35
    3d92:	7e a9       	ldd	r23, Y+54	; 0x36
    3d94:	8f a9       	ldd	r24, Y+55	; 0x37
    3d96:	98 ad       	ldd	r25, Y+56	; 0x38
    3d98:	20 e0       	ldi	r18, 0x00	; 0
    3d9a:	30 e0       	ldi	r19, 0x00	; 0
    3d9c:	4a ef       	ldi	r20, 0xFA	; 250
    3d9e:	54 e4       	ldi	r21, 0x44	; 68
    3da0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3da4:	dc 01       	movw	r26, r24
    3da6:	cb 01       	movw	r24, r22
    3da8:	89 ab       	std	Y+49, r24	; 0x31
    3daa:	9a ab       	std	Y+50, r25	; 0x32
    3dac:	ab ab       	std	Y+51, r26	; 0x33
    3dae:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3db0:	69 a9       	ldd	r22, Y+49	; 0x31
    3db2:	7a a9       	ldd	r23, Y+50	; 0x32
    3db4:	8b a9       	ldd	r24, Y+51	; 0x33
    3db6:	9c a9       	ldd	r25, Y+52	; 0x34
    3db8:	20 e0       	ldi	r18, 0x00	; 0
    3dba:	30 e0       	ldi	r19, 0x00	; 0
    3dbc:	40 e8       	ldi	r20, 0x80	; 128
    3dbe:	5f e3       	ldi	r21, 0x3F	; 63
    3dc0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3dc4:	88 23       	and	r24, r24
    3dc6:	2c f4       	brge	.+10     	; 0x3dd2 <LCD_WriteCommand+0xdc>
		__ticks = 1;
    3dc8:	81 e0       	ldi	r24, 0x01	; 1
    3dca:	90 e0       	ldi	r25, 0x00	; 0
    3dcc:	98 ab       	std	Y+48, r25	; 0x30
    3dce:	8f a7       	std	Y+47, r24	; 0x2f
    3dd0:	3f c0       	rjmp	.+126    	; 0x3e50 <LCD_WriteCommand+0x15a>
	else if (__tmp > 65535)
    3dd2:	69 a9       	ldd	r22, Y+49	; 0x31
    3dd4:	7a a9       	ldd	r23, Y+50	; 0x32
    3dd6:	8b a9       	ldd	r24, Y+51	; 0x33
    3dd8:	9c a9       	ldd	r25, Y+52	; 0x34
    3dda:	20 e0       	ldi	r18, 0x00	; 0
    3ddc:	3f ef       	ldi	r19, 0xFF	; 255
    3dde:	4f e7       	ldi	r20, 0x7F	; 127
    3de0:	57 e4       	ldi	r21, 0x47	; 71
    3de2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3de6:	18 16       	cp	r1, r24
    3de8:	4c f5       	brge	.+82     	; 0x3e3c <LCD_WriteCommand+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3dea:	6d a9       	ldd	r22, Y+53	; 0x35
    3dec:	7e a9       	ldd	r23, Y+54	; 0x36
    3dee:	8f a9       	ldd	r24, Y+55	; 0x37
    3df0:	98 ad       	ldd	r25, Y+56	; 0x38
    3df2:	20 e0       	ldi	r18, 0x00	; 0
    3df4:	30 e0       	ldi	r19, 0x00	; 0
    3df6:	40 e2       	ldi	r20, 0x20	; 32
    3df8:	51 e4       	ldi	r21, 0x41	; 65
    3dfa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dfe:	dc 01       	movw	r26, r24
    3e00:	cb 01       	movw	r24, r22
    3e02:	bc 01       	movw	r22, r24
    3e04:	cd 01       	movw	r24, r26
    3e06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e0a:	dc 01       	movw	r26, r24
    3e0c:	cb 01       	movw	r24, r22
    3e0e:	98 ab       	std	Y+48, r25	; 0x30
    3e10:	8f a7       	std	Y+47, r24	; 0x2f
    3e12:	0f c0       	rjmp	.+30     	; 0x3e32 <LCD_WriteCommand+0x13c>
    3e14:	88 ec       	ldi	r24, 0xC8	; 200
    3e16:	90 e0       	ldi	r25, 0x00	; 0
    3e18:	9e a7       	std	Y+46, r25	; 0x2e
    3e1a:	8d a7       	std	Y+45, r24	; 0x2d
    3e1c:	8d a5       	ldd	r24, Y+45	; 0x2d
    3e1e:	9e a5       	ldd	r25, Y+46	; 0x2e
    3e20:	01 97       	sbiw	r24, 0x01	; 1
    3e22:	f1 f7       	brne	.-4      	; 0x3e20 <LCD_WriteCommand+0x12a>
    3e24:	9e a7       	std	Y+46, r25	; 0x2e
    3e26:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e28:	8f a5       	ldd	r24, Y+47	; 0x2f
    3e2a:	98 a9       	ldd	r25, Y+48	; 0x30
    3e2c:	01 97       	sbiw	r24, 0x01	; 1
    3e2e:	98 ab       	std	Y+48, r25	; 0x30
    3e30:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e32:	8f a5       	ldd	r24, Y+47	; 0x2f
    3e34:	98 a9       	ldd	r25, Y+48	; 0x30
    3e36:	00 97       	sbiw	r24, 0x00	; 0
    3e38:	69 f7       	brne	.-38     	; 0x3e14 <LCD_WriteCommand+0x11e>
    3e3a:	14 c0       	rjmp	.+40     	; 0x3e64 <LCD_WriteCommand+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e3c:	69 a9       	ldd	r22, Y+49	; 0x31
    3e3e:	7a a9       	ldd	r23, Y+50	; 0x32
    3e40:	8b a9       	ldd	r24, Y+51	; 0x33
    3e42:	9c a9       	ldd	r25, Y+52	; 0x34
    3e44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e48:	dc 01       	movw	r26, r24
    3e4a:	cb 01       	movw	r24, r22
    3e4c:	98 ab       	std	Y+48, r25	; 0x30
    3e4e:	8f a7       	std	Y+47, r24	; 0x2f
    3e50:	8f a5       	ldd	r24, Y+47	; 0x2f
    3e52:	98 a9       	ldd	r25, Y+48	; 0x30
    3e54:	9c a7       	std	Y+44, r25	; 0x2c
    3e56:	8b a7       	std	Y+43, r24	; 0x2b
    3e58:	8b a5       	ldd	r24, Y+43	; 0x2b
    3e5a:	9c a5       	ldd	r25, Y+44	; 0x2c
    3e5c:	01 97       	sbiw	r24, 0x01	; 1
    3e5e:	f1 f7       	brne	.-4      	; 0x3e5c <LCD_WriteCommand+0x166>
    3e60:	9c a7       	std	Y+44, r25	; 0x2c
    3e62:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    3e64:	81 e0       	ldi	r24, 0x01	; 1
    3e66:	63 e0       	ldi	r22, 0x03	; 3
    3e68:	40 e0       	ldi	r20, 0x00	; 0
    3e6a:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    3e6e:	80 e0       	ldi	r24, 0x00	; 0
    3e70:	90 e0       	ldi	r25, 0x00	; 0
    3e72:	a0 e0       	ldi	r26, 0x00	; 0
    3e74:	b0 e4       	ldi	r27, 0x40	; 64
    3e76:	8f a3       	std	Y+39, r24	; 0x27
    3e78:	98 a7       	std	Y+40, r25	; 0x28
    3e7a:	a9 a7       	std	Y+41, r26	; 0x29
    3e7c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e7e:	6f a1       	ldd	r22, Y+39	; 0x27
    3e80:	78 a5       	ldd	r23, Y+40	; 0x28
    3e82:	89 a5       	ldd	r24, Y+41	; 0x29
    3e84:	9a a5       	ldd	r25, Y+42	; 0x2a
    3e86:	20 e0       	ldi	r18, 0x00	; 0
    3e88:	30 e0       	ldi	r19, 0x00	; 0
    3e8a:	4a ef       	ldi	r20, 0xFA	; 250
    3e8c:	54 e4       	ldi	r21, 0x44	; 68
    3e8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e92:	dc 01       	movw	r26, r24
    3e94:	cb 01       	movw	r24, r22
    3e96:	8b a3       	std	Y+35, r24	; 0x23
    3e98:	9c a3       	std	Y+36, r25	; 0x24
    3e9a:	ad a3       	std	Y+37, r26	; 0x25
    3e9c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3e9e:	6b a1       	ldd	r22, Y+35	; 0x23
    3ea0:	7c a1       	ldd	r23, Y+36	; 0x24
    3ea2:	8d a1       	ldd	r24, Y+37	; 0x25
    3ea4:	9e a1       	ldd	r25, Y+38	; 0x26
    3ea6:	20 e0       	ldi	r18, 0x00	; 0
    3ea8:	30 e0       	ldi	r19, 0x00	; 0
    3eaa:	40 e8       	ldi	r20, 0x80	; 128
    3eac:	5f e3       	ldi	r21, 0x3F	; 63
    3eae:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3eb2:	88 23       	and	r24, r24
    3eb4:	2c f4       	brge	.+10     	; 0x3ec0 <LCD_WriteCommand+0x1ca>
		__ticks = 1;
    3eb6:	81 e0       	ldi	r24, 0x01	; 1
    3eb8:	90 e0       	ldi	r25, 0x00	; 0
    3eba:	9a a3       	std	Y+34, r25	; 0x22
    3ebc:	89 a3       	std	Y+33, r24	; 0x21
    3ebe:	3f c0       	rjmp	.+126    	; 0x3f3e <LCD_WriteCommand+0x248>
	else if (__tmp > 65535)
    3ec0:	6b a1       	ldd	r22, Y+35	; 0x23
    3ec2:	7c a1       	ldd	r23, Y+36	; 0x24
    3ec4:	8d a1       	ldd	r24, Y+37	; 0x25
    3ec6:	9e a1       	ldd	r25, Y+38	; 0x26
    3ec8:	20 e0       	ldi	r18, 0x00	; 0
    3eca:	3f ef       	ldi	r19, 0xFF	; 255
    3ecc:	4f e7       	ldi	r20, 0x7F	; 127
    3ece:	57 e4       	ldi	r21, 0x47	; 71
    3ed0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3ed4:	18 16       	cp	r1, r24
    3ed6:	4c f5       	brge	.+82     	; 0x3f2a <LCD_WriteCommand+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ed8:	6f a1       	ldd	r22, Y+39	; 0x27
    3eda:	78 a5       	ldd	r23, Y+40	; 0x28
    3edc:	89 a5       	ldd	r24, Y+41	; 0x29
    3ede:	9a a5       	ldd	r25, Y+42	; 0x2a
    3ee0:	20 e0       	ldi	r18, 0x00	; 0
    3ee2:	30 e0       	ldi	r19, 0x00	; 0
    3ee4:	40 e2       	ldi	r20, 0x20	; 32
    3ee6:	51 e4       	ldi	r21, 0x41	; 65
    3ee8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3eec:	dc 01       	movw	r26, r24
    3eee:	cb 01       	movw	r24, r22
    3ef0:	bc 01       	movw	r22, r24
    3ef2:	cd 01       	movw	r24, r26
    3ef4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ef8:	dc 01       	movw	r26, r24
    3efa:	cb 01       	movw	r24, r22
    3efc:	9a a3       	std	Y+34, r25	; 0x22
    3efe:	89 a3       	std	Y+33, r24	; 0x21
    3f00:	0f c0       	rjmp	.+30     	; 0x3f20 <LCD_WriteCommand+0x22a>
    3f02:	88 ec       	ldi	r24, 0xC8	; 200
    3f04:	90 e0       	ldi	r25, 0x00	; 0
    3f06:	98 a3       	std	Y+32, r25	; 0x20
    3f08:	8f 8f       	std	Y+31, r24	; 0x1f
    3f0a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3f0c:	98 a1       	ldd	r25, Y+32	; 0x20
    3f0e:	01 97       	sbiw	r24, 0x01	; 1
    3f10:	f1 f7       	brne	.-4      	; 0x3f0e <LCD_WriteCommand+0x218>
    3f12:	98 a3       	std	Y+32, r25	; 0x20
    3f14:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f16:	89 a1       	ldd	r24, Y+33	; 0x21
    3f18:	9a a1       	ldd	r25, Y+34	; 0x22
    3f1a:	01 97       	sbiw	r24, 0x01	; 1
    3f1c:	9a a3       	std	Y+34, r25	; 0x22
    3f1e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f20:	89 a1       	ldd	r24, Y+33	; 0x21
    3f22:	9a a1       	ldd	r25, Y+34	; 0x22
    3f24:	00 97       	sbiw	r24, 0x00	; 0
    3f26:	69 f7       	brne	.-38     	; 0x3f02 <LCD_WriteCommand+0x20c>
    3f28:	14 c0       	rjmp	.+40     	; 0x3f52 <LCD_WriteCommand+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f2a:	6b a1       	ldd	r22, Y+35	; 0x23
    3f2c:	7c a1       	ldd	r23, Y+36	; 0x24
    3f2e:	8d a1       	ldd	r24, Y+37	; 0x25
    3f30:	9e a1       	ldd	r25, Y+38	; 0x26
    3f32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f36:	dc 01       	movw	r26, r24
    3f38:	cb 01       	movw	r24, r22
    3f3a:	9a a3       	std	Y+34, r25	; 0x22
    3f3c:	89 a3       	std	Y+33, r24	; 0x21
    3f3e:	89 a1       	ldd	r24, Y+33	; 0x21
    3f40:	9a a1       	ldd	r25, Y+34	; 0x22
    3f42:	9e 8f       	std	Y+30, r25	; 0x1e
    3f44:	8d 8f       	std	Y+29, r24	; 0x1d
    3f46:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3f48:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3f4a:	01 97       	sbiw	r24, 0x01	; 1
    3f4c:	f1 f7       	brne	.-4      	; 0x3f4a <LCD_WriteCommand+0x254>
    3f4e:	9e 8f       	std	Y+30, r25	; 0x1e
    3f50:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Command,0));
    3f52:	89 ad       	ldd	r24, Y+57	; 0x39
    3f54:	98 2f       	mov	r25, r24
    3f56:	91 70       	andi	r25, 0x01	; 1
    3f58:	80 e0       	ldi	r24, 0x00	; 0
    3f5a:	64 e0       	ldi	r22, 0x04	; 4
    3f5c:	49 2f       	mov	r20, r25
    3f5e:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Command,1));
    3f62:	89 ad       	ldd	r24, Y+57	; 0x39
    3f64:	86 95       	lsr	r24
    3f66:	98 2f       	mov	r25, r24
    3f68:	91 70       	andi	r25, 0x01	; 1
    3f6a:	80 e0       	ldi	r24, 0x00	; 0
    3f6c:	65 e0       	ldi	r22, 0x05	; 5
    3f6e:	49 2f       	mov	r20, r25
    3f70:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Command,2));
    3f74:	89 ad       	ldd	r24, Y+57	; 0x39
    3f76:	86 95       	lsr	r24
    3f78:	86 95       	lsr	r24
    3f7a:	98 2f       	mov	r25, r24
    3f7c:	91 70       	andi	r25, 0x01	; 1
    3f7e:	80 e0       	ldi	r24, 0x00	; 0
    3f80:	66 e0       	ldi	r22, 0x06	; 6
    3f82:	49 2f       	mov	r20, r25
    3f84:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Command,3));
    3f88:	89 ad       	ldd	r24, Y+57	; 0x39
    3f8a:	86 95       	lsr	r24
    3f8c:	86 95       	lsr	r24
    3f8e:	86 95       	lsr	r24
    3f90:	98 2f       	mov	r25, r24
    3f92:	91 70       	andi	r25, 0x01	; 1
    3f94:	80 e0       	ldi	r24, 0x00	; 0
    3f96:	67 e0       	ldi	r22, 0x07	; 7
    3f98:	49 2f       	mov	r20, r25
    3f9a:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    3f9e:	81 e0       	ldi	r24, 0x01	; 1
    3fa0:	63 e0       	ldi	r22, 0x03	; 3
    3fa2:	41 e0       	ldi	r20, 0x01	; 1
    3fa4:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    3fa8:	80 e0       	ldi	r24, 0x00	; 0
    3faa:	90 e0       	ldi	r25, 0x00	; 0
    3fac:	a0 e0       	ldi	r26, 0x00	; 0
    3fae:	b0 e4       	ldi	r27, 0x40	; 64
    3fb0:	89 8f       	std	Y+25, r24	; 0x19
    3fb2:	9a 8f       	std	Y+26, r25	; 0x1a
    3fb4:	ab 8f       	std	Y+27, r26	; 0x1b
    3fb6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fb8:	69 8d       	ldd	r22, Y+25	; 0x19
    3fba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3fbc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3fbe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3fc0:	20 e0       	ldi	r18, 0x00	; 0
    3fc2:	30 e0       	ldi	r19, 0x00	; 0
    3fc4:	4a ef       	ldi	r20, 0xFA	; 250
    3fc6:	54 e4       	ldi	r21, 0x44	; 68
    3fc8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fcc:	dc 01       	movw	r26, r24
    3fce:	cb 01       	movw	r24, r22
    3fd0:	8d 8b       	std	Y+21, r24	; 0x15
    3fd2:	9e 8b       	std	Y+22, r25	; 0x16
    3fd4:	af 8b       	std	Y+23, r26	; 0x17
    3fd6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3fd8:	6d 89       	ldd	r22, Y+21	; 0x15
    3fda:	7e 89       	ldd	r23, Y+22	; 0x16
    3fdc:	8f 89       	ldd	r24, Y+23	; 0x17
    3fde:	98 8d       	ldd	r25, Y+24	; 0x18
    3fe0:	20 e0       	ldi	r18, 0x00	; 0
    3fe2:	30 e0       	ldi	r19, 0x00	; 0
    3fe4:	40 e8       	ldi	r20, 0x80	; 128
    3fe6:	5f e3       	ldi	r21, 0x3F	; 63
    3fe8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3fec:	88 23       	and	r24, r24
    3fee:	2c f4       	brge	.+10     	; 0x3ffa <LCD_WriteCommand+0x304>
		__ticks = 1;
    3ff0:	81 e0       	ldi	r24, 0x01	; 1
    3ff2:	90 e0       	ldi	r25, 0x00	; 0
    3ff4:	9c 8b       	std	Y+20, r25	; 0x14
    3ff6:	8b 8b       	std	Y+19, r24	; 0x13
    3ff8:	3f c0       	rjmp	.+126    	; 0x4078 <LCD_WriteCommand+0x382>
	else if (__tmp > 65535)
    3ffa:	6d 89       	ldd	r22, Y+21	; 0x15
    3ffc:	7e 89       	ldd	r23, Y+22	; 0x16
    3ffe:	8f 89       	ldd	r24, Y+23	; 0x17
    4000:	98 8d       	ldd	r25, Y+24	; 0x18
    4002:	20 e0       	ldi	r18, 0x00	; 0
    4004:	3f ef       	ldi	r19, 0xFF	; 255
    4006:	4f e7       	ldi	r20, 0x7F	; 127
    4008:	57 e4       	ldi	r21, 0x47	; 71
    400a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    400e:	18 16       	cp	r1, r24
    4010:	4c f5       	brge	.+82     	; 0x4064 <LCD_WriteCommand+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4012:	69 8d       	ldd	r22, Y+25	; 0x19
    4014:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4016:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4018:	9c 8d       	ldd	r25, Y+28	; 0x1c
    401a:	20 e0       	ldi	r18, 0x00	; 0
    401c:	30 e0       	ldi	r19, 0x00	; 0
    401e:	40 e2       	ldi	r20, 0x20	; 32
    4020:	51 e4       	ldi	r21, 0x41	; 65
    4022:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4026:	dc 01       	movw	r26, r24
    4028:	cb 01       	movw	r24, r22
    402a:	bc 01       	movw	r22, r24
    402c:	cd 01       	movw	r24, r26
    402e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4032:	dc 01       	movw	r26, r24
    4034:	cb 01       	movw	r24, r22
    4036:	9c 8b       	std	Y+20, r25	; 0x14
    4038:	8b 8b       	std	Y+19, r24	; 0x13
    403a:	0f c0       	rjmp	.+30     	; 0x405a <LCD_WriteCommand+0x364>
    403c:	88 ec       	ldi	r24, 0xC8	; 200
    403e:	90 e0       	ldi	r25, 0x00	; 0
    4040:	9a 8b       	std	Y+18, r25	; 0x12
    4042:	89 8b       	std	Y+17, r24	; 0x11
    4044:	89 89       	ldd	r24, Y+17	; 0x11
    4046:	9a 89       	ldd	r25, Y+18	; 0x12
    4048:	01 97       	sbiw	r24, 0x01	; 1
    404a:	f1 f7       	brne	.-4      	; 0x4048 <LCD_WriteCommand+0x352>
    404c:	9a 8b       	std	Y+18, r25	; 0x12
    404e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4050:	8b 89       	ldd	r24, Y+19	; 0x13
    4052:	9c 89       	ldd	r25, Y+20	; 0x14
    4054:	01 97       	sbiw	r24, 0x01	; 1
    4056:	9c 8b       	std	Y+20, r25	; 0x14
    4058:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    405a:	8b 89       	ldd	r24, Y+19	; 0x13
    405c:	9c 89       	ldd	r25, Y+20	; 0x14
    405e:	00 97       	sbiw	r24, 0x00	; 0
    4060:	69 f7       	brne	.-38     	; 0x403c <LCD_WriteCommand+0x346>
    4062:	14 c0       	rjmp	.+40     	; 0x408c <LCD_WriteCommand+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4064:	6d 89       	ldd	r22, Y+21	; 0x15
    4066:	7e 89       	ldd	r23, Y+22	; 0x16
    4068:	8f 89       	ldd	r24, Y+23	; 0x17
    406a:	98 8d       	ldd	r25, Y+24	; 0x18
    406c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4070:	dc 01       	movw	r26, r24
    4072:	cb 01       	movw	r24, r22
    4074:	9c 8b       	std	Y+20, r25	; 0x14
    4076:	8b 8b       	std	Y+19, r24	; 0x13
    4078:	8b 89       	ldd	r24, Y+19	; 0x13
    407a:	9c 89       	ldd	r25, Y+20	; 0x14
    407c:	98 8b       	std	Y+16, r25	; 0x10
    407e:	8f 87       	std	Y+15, r24	; 0x0f
    4080:	8f 85       	ldd	r24, Y+15	; 0x0f
    4082:	98 89       	ldd	r25, Y+16	; 0x10
    4084:	01 97       	sbiw	r24, 0x01	; 1
    4086:	f1 f7       	brne	.-4      	; 0x4084 <LCD_WriteCommand+0x38e>
    4088:	98 8b       	std	Y+16, r25	; 0x10
    408a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    408c:	81 e0       	ldi	r24, 0x01	; 1
    408e:	63 e0       	ldi	r22, 0x03	; 3
    4090:	40 e0       	ldi	r20, 0x00	; 0
    4092:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    4096:	80 e0       	ldi	r24, 0x00	; 0
    4098:	90 e0       	ldi	r25, 0x00	; 0
    409a:	a0 e0       	ldi	r26, 0x00	; 0
    409c:	b0 e4       	ldi	r27, 0x40	; 64
    409e:	8b 87       	std	Y+11, r24	; 0x0b
    40a0:	9c 87       	std	Y+12, r25	; 0x0c
    40a2:	ad 87       	std	Y+13, r26	; 0x0d
    40a4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    40a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    40a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    40aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    40ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    40ae:	20 e0       	ldi	r18, 0x00	; 0
    40b0:	30 e0       	ldi	r19, 0x00	; 0
    40b2:	4a ef       	ldi	r20, 0xFA	; 250
    40b4:	54 e4       	ldi	r21, 0x44	; 68
    40b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40ba:	dc 01       	movw	r26, r24
    40bc:	cb 01       	movw	r24, r22
    40be:	8f 83       	std	Y+7, r24	; 0x07
    40c0:	98 87       	std	Y+8, r25	; 0x08
    40c2:	a9 87       	std	Y+9, r26	; 0x09
    40c4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    40c6:	6f 81       	ldd	r22, Y+7	; 0x07
    40c8:	78 85       	ldd	r23, Y+8	; 0x08
    40ca:	89 85       	ldd	r24, Y+9	; 0x09
    40cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    40ce:	20 e0       	ldi	r18, 0x00	; 0
    40d0:	30 e0       	ldi	r19, 0x00	; 0
    40d2:	40 e8       	ldi	r20, 0x80	; 128
    40d4:	5f e3       	ldi	r21, 0x3F	; 63
    40d6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    40da:	88 23       	and	r24, r24
    40dc:	2c f4       	brge	.+10     	; 0x40e8 <LCD_WriteCommand+0x3f2>
		__ticks = 1;
    40de:	81 e0       	ldi	r24, 0x01	; 1
    40e0:	90 e0       	ldi	r25, 0x00	; 0
    40e2:	9e 83       	std	Y+6, r25	; 0x06
    40e4:	8d 83       	std	Y+5, r24	; 0x05
    40e6:	3f c0       	rjmp	.+126    	; 0x4166 <LCD_WriteCommand+0x470>
	else if (__tmp > 65535)
    40e8:	6f 81       	ldd	r22, Y+7	; 0x07
    40ea:	78 85       	ldd	r23, Y+8	; 0x08
    40ec:	89 85       	ldd	r24, Y+9	; 0x09
    40ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    40f0:	20 e0       	ldi	r18, 0x00	; 0
    40f2:	3f ef       	ldi	r19, 0xFF	; 255
    40f4:	4f e7       	ldi	r20, 0x7F	; 127
    40f6:	57 e4       	ldi	r21, 0x47	; 71
    40f8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    40fc:	18 16       	cp	r1, r24
    40fe:	4c f5       	brge	.+82     	; 0x4152 <LCD_WriteCommand+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4100:	6b 85       	ldd	r22, Y+11	; 0x0b
    4102:	7c 85       	ldd	r23, Y+12	; 0x0c
    4104:	8d 85       	ldd	r24, Y+13	; 0x0d
    4106:	9e 85       	ldd	r25, Y+14	; 0x0e
    4108:	20 e0       	ldi	r18, 0x00	; 0
    410a:	30 e0       	ldi	r19, 0x00	; 0
    410c:	40 e2       	ldi	r20, 0x20	; 32
    410e:	51 e4       	ldi	r21, 0x41	; 65
    4110:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4114:	dc 01       	movw	r26, r24
    4116:	cb 01       	movw	r24, r22
    4118:	bc 01       	movw	r22, r24
    411a:	cd 01       	movw	r24, r26
    411c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4120:	dc 01       	movw	r26, r24
    4122:	cb 01       	movw	r24, r22
    4124:	9e 83       	std	Y+6, r25	; 0x06
    4126:	8d 83       	std	Y+5, r24	; 0x05
    4128:	0f c0       	rjmp	.+30     	; 0x4148 <LCD_WriteCommand+0x452>
    412a:	88 ec       	ldi	r24, 0xC8	; 200
    412c:	90 e0       	ldi	r25, 0x00	; 0
    412e:	9c 83       	std	Y+4, r25	; 0x04
    4130:	8b 83       	std	Y+3, r24	; 0x03
    4132:	8b 81       	ldd	r24, Y+3	; 0x03
    4134:	9c 81       	ldd	r25, Y+4	; 0x04
    4136:	01 97       	sbiw	r24, 0x01	; 1
    4138:	f1 f7       	brne	.-4      	; 0x4136 <LCD_WriteCommand+0x440>
    413a:	9c 83       	std	Y+4, r25	; 0x04
    413c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    413e:	8d 81       	ldd	r24, Y+5	; 0x05
    4140:	9e 81       	ldd	r25, Y+6	; 0x06
    4142:	01 97       	sbiw	r24, 0x01	; 1
    4144:	9e 83       	std	Y+6, r25	; 0x06
    4146:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4148:	8d 81       	ldd	r24, Y+5	; 0x05
    414a:	9e 81       	ldd	r25, Y+6	; 0x06
    414c:	00 97       	sbiw	r24, 0x00	; 0
    414e:	69 f7       	brne	.-38     	; 0x412a <LCD_WriteCommand+0x434>
    4150:	14 c0       	rjmp	.+40     	; 0x417a <LCD_WriteCommand+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4152:	6f 81       	ldd	r22, Y+7	; 0x07
    4154:	78 85       	ldd	r23, Y+8	; 0x08
    4156:	89 85       	ldd	r24, Y+9	; 0x09
    4158:	9a 85       	ldd	r25, Y+10	; 0x0a
    415a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    415e:	dc 01       	movw	r26, r24
    4160:	cb 01       	movw	r24, r22
    4162:	9e 83       	std	Y+6, r25	; 0x06
    4164:	8d 83       	std	Y+5, r24	; 0x05
    4166:	8d 81       	ldd	r24, Y+5	; 0x05
    4168:	9e 81       	ldd	r25, Y+6	; 0x06
    416a:	9a 83       	std	Y+2, r25	; 0x02
    416c:	89 83       	std	Y+1, r24	; 0x01
    416e:	89 81       	ldd	r24, Y+1	; 0x01
    4170:	9a 81       	ldd	r25, Y+2	; 0x02
    4172:	01 97       	sbiw	r24, 0x01	; 1
    4174:	f1 f7       	brne	.-4      	; 0x4172 <LCD_WriteCommand+0x47c>
    4176:	9a 83       	std	Y+2, r25	; 0x02
    4178:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    417a:	e9 96       	adiw	r28, 0x39	; 57
    417c:	0f b6       	in	r0, 0x3f	; 63
    417e:	f8 94       	cli
    4180:	de bf       	out	0x3e, r29	; 62
    4182:	0f be       	out	0x3f, r0	; 63
    4184:	cd bf       	out	0x3d, r28	; 61
    4186:	cf 91       	pop	r28
    4188:	df 91       	pop	r29
    418a:	08 95       	ret

0000418c <LCD_WriteData>:

static void LCD_WriteData(uint8 Data)
{
    418c:	df 93       	push	r29
    418e:	cf 93       	push	r28
    4190:	cd b7       	in	r28, 0x3d	; 61
    4192:	de b7       	in	r29, 0x3e	; 62
    4194:	e9 97       	sbiw	r28, 0x39	; 57
    4196:	0f b6       	in	r0, 0x3f	; 63
    4198:	f8 94       	cli
    419a:	de bf       	out	0x3e, r29	; 62
    419c:	0f be       	out	0x3f, r0	; 63
    419e:	cd bf       	out	0x3d, r28	; 61
    41a0:	89 af       	std	Y+57, r24	; 0x39
	GPIO_write_pin(LCD_PORT_CONTROL,RS,HIGH);
    41a2:	81 e0       	ldi	r24, 0x01	; 1
    41a4:	61 e0       	ldi	r22, 0x01	; 1
    41a6:	41 e0       	ldi	r20, 0x01	; 1
    41a8:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,RW,LOW);
    41ac:	81 e0       	ldi	r24, 0x01	; 1
    41ae:	62 e0       	ldi	r22, 0x02	; 2
    41b0:	40 e0       	ldi	r20, 0x00	; 0
    41b2:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Data,4));
    41b6:	89 ad       	ldd	r24, Y+57	; 0x39
    41b8:	82 95       	swap	r24
    41ba:	8f 70       	andi	r24, 0x0F	; 15
    41bc:	98 2f       	mov	r25, r24
    41be:	91 70       	andi	r25, 0x01	; 1
    41c0:	80 e0       	ldi	r24, 0x00	; 0
    41c2:	64 e0       	ldi	r22, 0x04	; 4
    41c4:	49 2f       	mov	r20, r25
    41c6:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Data,5));
    41ca:	89 ad       	ldd	r24, Y+57	; 0x39
    41cc:	82 95       	swap	r24
    41ce:	86 95       	lsr	r24
    41d0:	87 70       	andi	r24, 0x07	; 7
    41d2:	98 2f       	mov	r25, r24
    41d4:	91 70       	andi	r25, 0x01	; 1
    41d6:	80 e0       	ldi	r24, 0x00	; 0
    41d8:	65 e0       	ldi	r22, 0x05	; 5
    41da:	49 2f       	mov	r20, r25
    41dc:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Data,6));
    41e0:	89 ad       	ldd	r24, Y+57	; 0x39
    41e2:	82 95       	swap	r24
    41e4:	86 95       	lsr	r24
    41e6:	86 95       	lsr	r24
    41e8:	83 70       	andi	r24, 0x03	; 3
    41ea:	98 2f       	mov	r25, r24
    41ec:	91 70       	andi	r25, 0x01	; 1
    41ee:	80 e0       	ldi	r24, 0x00	; 0
    41f0:	66 e0       	ldi	r22, 0x06	; 6
    41f2:	49 2f       	mov	r20, r25
    41f4:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Data,7));
    41f8:	89 ad       	ldd	r24, Y+57	; 0x39
    41fa:	98 2f       	mov	r25, r24
    41fc:	99 1f       	adc	r25, r25
    41fe:	99 27       	eor	r25, r25
    4200:	99 1f       	adc	r25, r25
    4202:	80 e0       	ldi	r24, 0x00	; 0
    4204:	67 e0       	ldi	r22, 0x07	; 7
    4206:	49 2f       	mov	r20, r25
    4208:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    420c:	81 e0       	ldi	r24, 0x01	; 1
    420e:	63 e0       	ldi	r22, 0x03	; 3
    4210:	41 e0       	ldi	r20, 0x01	; 1
    4212:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    4216:	80 e0       	ldi	r24, 0x00	; 0
    4218:	90 e0       	ldi	r25, 0x00	; 0
    421a:	a0 e0       	ldi	r26, 0x00	; 0
    421c:	b0 e4       	ldi	r27, 0x40	; 64
    421e:	8d ab       	std	Y+53, r24	; 0x35
    4220:	9e ab       	std	Y+54, r25	; 0x36
    4222:	af ab       	std	Y+55, r26	; 0x37
    4224:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4226:	6d a9       	ldd	r22, Y+53	; 0x35
    4228:	7e a9       	ldd	r23, Y+54	; 0x36
    422a:	8f a9       	ldd	r24, Y+55	; 0x37
    422c:	98 ad       	ldd	r25, Y+56	; 0x38
    422e:	20 e0       	ldi	r18, 0x00	; 0
    4230:	30 e0       	ldi	r19, 0x00	; 0
    4232:	4a ef       	ldi	r20, 0xFA	; 250
    4234:	54 e4       	ldi	r21, 0x44	; 68
    4236:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    423a:	dc 01       	movw	r26, r24
    423c:	cb 01       	movw	r24, r22
    423e:	89 ab       	std	Y+49, r24	; 0x31
    4240:	9a ab       	std	Y+50, r25	; 0x32
    4242:	ab ab       	std	Y+51, r26	; 0x33
    4244:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4246:	69 a9       	ldd	r22, Y+49	; 0x31
    4248:	7a a9       	ldd	r23, Y+50	; 0x32
    424a:	8b a9       	ldd	r24, Y+51	; 0x33
    424c:	9c a9       	ldd	r25, Y+52	; 0x34
    424e:	20 e0       	ldi	r18, 0x00	; 0
    4250:	30 e0       	ldi	r19, 0x00	; 0
    4252:	40 e8       	ldi	r20, 0x80	; 128
    4254:	5f e3       	ldi	r21, 0x3F	; 63
    4256:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    425a:	88 23       	and	r24, r24
    425c:	2c f4       	brge	.+10     	; 0x4268 <LCD_WriteData+0xdc>
		__ticks = 1;
    425e:	81 e0       	ldi	r24, 0x01	; 1
    4260:	90 e0       	ldi	r25, 0x00	; 0
    4262:	98 ab       	std	Y+48, r25	; 0x30
    4264:	8f a7       	std	Y+47, r24	; 0x2f
    4266:	3f c0       	rjmp	.+126    	; 0x42e6 <LCD_WriteData+0x15a>
	else if (__tmp > 65535)
    4268:	69 a9       	ldd	r22, Y+49	; 0x31
    426a:	7a a9       	ldd	r23, Y+50	; 0x32
    426c:	8b a9       	ldd	r24, Y+51	; 0x33
    426e:	9c a9       	ldd	r25, Y+52	; 0x34
    4270:	20 e0       	ldi	r18, 0x00	; 0
    4272:	3f ef       	ldi	r19, 0xFF	; 255
    4274:	4f e7       	ldi	r20, 0x7F	; 127
    4276:	57 e4       	ldi	r21, 0x47	; 71
    4278:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    427c:	18 16       	cp	r1, r24
    427e:	4c f5       	brge	.+82     	; 0x42d2 <LCD_WriteData+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4280:	6d a9       	ldd	r22, Y+53	; 0x35
    4282:	7e a9       	ldd	r23, Y+54	; 0x36
    4284:	8f a9       	ldd	r24, Y+55	; 0x37
    4286:	98 ad       	ldd	r25, Y+56	; 0x38
    4288:	20 e0       	ldi	r18, 0x00	; 0
    428a:	30 e0       	ldi	r19, 0x00	; 0
    428c:	40 e2       	ldi	r20, 0x20	; 32
    428e:	51 e4       	ldi	r21, 0x41	; 65
    4290:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4294:	dc 01       	movw	r26, r24
    4296:	cb 01       	movw	r24, r22
    4298:	bc 01       	movw	r22, r24
    429a:	cd 01       	movw	r24, r26
    429c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42a0:	dc 01       	movw	r26, r24
    42a2:	cb 01       	movw	r24, r22
    42a4:	98 ab       	std	Y+48, r25	; 0x30
    42a6:	8f a7       	std	Y+47, r24	; 0x2f
    42a8:	0f c0       	rjmp	.+30     	; 0x42c8 <LCD_WriteData+0x13c>
    42aa:	88 ec       	ldi	r24, 0xC8	; 200
    42ac:	90 e0       	ldi	r25, 0x00	; 0
    42ae:	9e a7       	std	Y+46, r25	; 0x2e
    42b0:	8d a7       	std	Y+45, r24	; 0x2d
    42b2:	8d a5       	ldd	r24, Y+45	; 0x2d
    42b4:	9e a5       	ldd	r25, Y+46	; 0x2e
    42b6:	01 97       	sbiw	r24, 0x01	; 1
    42b8:	f1 f7       	brne	.-4      	; 0x42b6 <LCD_WriteData+0x12a>
    42ba:	9e a7       	std	Y+46, r25	; 0x2e
    42bc:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42be:	8f a5       	ldd	r24, Y+47	; 0x2f
    42c0:	98 a9       	ldd	r25, Y+48	; 0x30
    42c2:	01 97       	sbiw	r24, 0x01	; 1
    42c4:	98 ab       	std	Y+48, r25	; 0x30
    42c6:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    42c8:	8f a5       	ldd	r24, Y+47	; 0x2f
    42ca:	98 a9       	ldd	r25, Y+48	; 0x30
    42cc:	00 97       	sbiw	r24, 0x00	; 0
    42ce:	69 f7       	brne	.-38     	; 0x42aa <LCD_WriteData+0x11e>
    42d0:	14 c0       	rjmp	.+40     	; 0x42fa <LCD_WriteData+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    42d2:	69 a9       	ldd	r22, Y+49	; 0x31
    42d4:	7a a9       	ldd	r23, Y+50	; 0x32
    42d6:	8b a9       	ldd	r24, Y+51	; 0x33
    42d8:	9c a9       	ldd	r25, Y+52	; 0x34
    42da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42de:	dc 01       	movw	r26, r24
    42e0:	cb 01       	movw	r24, r22
    42e2:	98 ab       	std	Y+48, r25	; 0x30
    42e4:	8f a7       	std	Y+47, r24	; 0x2f
    42e6:	8f a5       	ldd	r24, Y+47	; 0x2f
    42e8:	98 a9       	ldd	r25, Y+48	; 0x30
    42ea:	9c a7       	std	Y+44, r25	; 0x2c
    42ec:	8b a7       	std	Y+43, r24	; 0x2b
    42ee:	8b a5       	ldd	r24, Y+43	; 0x2b
    42f0:	9c a5       	ldd	r25, Y+44	; 0x2c
    42f2:	01 97       	sbiw	r24, 0x01	; 1
    42f4:	f1 f7       	brne	.-4      	; 0x42f2 <LCD_WriteData+0x166>
    42f6:	9c a7       	std	Y+44, r25	; 0x2c
    42f8:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    42fa:	81 e0       	ldi	r24, 0x01	; 1
    42fc:	63 e0       	ldi	r22, 0x03	; 3
    42fe:	40 e0       	ldi	r20, 0x00	; 0
    4300:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    4304:	80 e0       	ldi	r24, 0x00	; 0
    4306:	90 e0       	ldi	r25, 0x00	; 0
    4308:	a0 e0       	ldi	r26, 0x00	; 0
    430a:	b0 e4       	ldi	r27, 0x40	; 64
    430c:	8f a3       	std	Y+39, r24	; 0x27
    430e:	98 a7       	std	Y+40, r25	; 0x28
    4310:	a9 a7       	std	Y+41, r26	; 0x29
    4312:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4314:	6f a1       	ldd	r22, Y+39	; 0x27
    4316:	78 a5       	ldd	r23, Y+40	; 0x28
    4318:	89 a5       	ldd	r24, Y+41	; 0x29
    431a:	9a a5       	ldd	r25, Y+42	; 0x2a
    431c:	20 e0       	ldi	r18, 0x00	; 0
    431e:	30 e0       	ldi	r19, 0x00	; 0
    4320:	4a ef       	ldi	r20, 0xFA	; 250
    4322:	54 e4       	ldi	r21, 0x44	; 68
    4324:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4328:	dc 01       	movw	r26, r24
    432a:	cb 01       	movw	r24, r22
    432c:	8b a3       	std	Y+35, r24	; 0x23
    432e:	9c a3       	std	Y+36, r25	; 0x24
    4330:	ad a3       	std	Y+37, r26	; 0x25
    4332:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4334:	6b a1       	ldd	r22, Y+35	; 0x23
    4336:	7c a1       	ldd	r23, Y+36	; 0x24
    4338:	8d a1       	ldd	r24, Y+37	; 0x25
    433a:	9e a1       	ldd	r25, Y+38	; 0x26
    433c:	20 e0       	ldi	r18, 0x00	; 0
    433e:	30 e0       	ldi	r19, 0x00	; 0
    4340:	40 e8       	ldi	r20, 0x80	; 128
    4342:	5f e3       	ldi	r21, 0x3F	; 63
    4344:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4348:	88 23       	and	r24, r24
    434a:	2c f4       	brge	.+10     	; 0x4356 <LCD_WriteData+0x1ca>
		__ticks = 1;
    434c:	81 e0       	ldi	r24, 0x01	; 1
    434e:	90 e0       	ldi	r25, 0x00	; 0
    4350:	9a a3       	std	Y+34, r25	; 0x22
    4352:	89 a3       	std	Y+33, r24	; 0x21
    4354:	3f c0       	rjmp	.+126    	; 0x43d4 <LCD_WriteData+0x248>
	else if (__tmp > 65535)
    4356:	6b a1       	ldd	r22, Y+35	; 0x23
    4358:	7c a1       	ldd	r23, Y+36	; 0x24
    435a:	8d a1       	ldd	r24, Y+37	; 0x25
    435c:	9e a1       	ldd	r25, Y+38	; 0x26
    435e:	20 e0       	ldi	r18, 0x00	; 0
    4360:	3f ef       	ldi	r19, 0xFF	; 255
    4362:	4f e7       	ldi	r20, 0x7F	; 127
    4364:	57 e4       	ldi	r21, 0x47	; 71
    4366:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    436a:	18 16       	cp	r1, r24
    436c:	4c f5       	brge	.+82     	; 0x43c0 <LCD_WriteData+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    436e:	6f a1       	ldd	r22, Y+39	; 0x27
    4370:	78 a5       	ldd	r23, Y+40	; 0x28
    4372:	89 a5       	ldd	r24, Y+41	; 0x29
    4374:	9a a5       	ldd	r25, Y+42	; 0x2a
    4376:	20 e0       	ldi	r18, 0x00	; 0
    4378:	30 e0       	ldi	r19, 0x00	; 0
    437a:	40 e2       	ldi	r20, 0x20	; 32
    437c:	51 e4       	ldi	r21, 0x41	; 65
    437e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4382:	dc 01       	movw	r26, r24
    4384:	cb 01       	movw	r24, r22
    4386:	bc 01       	movw	r22, r24
    4388:	cd 01       	movw	r24, r26
    438a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    438e:	dc 01       	movw	r26, r24
    4390:	cb 01       	movw	r24, r22
    4392:	9a a3       	std	Y+34, r25	; 0x22
    4394:	89 a3       	std	Y+33, r24	; 0x21
    4396:	0f c0       	rjmp	.+30     	; 0x43b6 <LCD_WriteData+0x22a>
    4398:	88 ec       	ldi	r24, 0xC8	; 200
    439a:	90 e0       	ldi	r25, 0x00	; 0
    439c:	98 a3       	std	Y+32, r25	; 0x20
    439e:	8f 8f       	std	Y+31, r24	; 0x1f
    43a0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    43a2:	98 a1       	ldd	r25, Y+32	; 0x20
    43a4:	01 97       	sbiw	r24, 0x01	; 1
    43a6:	f1 f7       	brne	.-4      	; 0x43a4 <LCD_WriteData+0x218>
    43a8:	98 a3       	std	Y+32, r25	; 0x20
    43aa:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    43ac:	89 a1       	ldd	r24, Y+33	; 0x21
    43ae:	9a a1       	ldd	r25, Y+34	; 0x22
    43b0:	01 97       	sbiw	r24, 0x01	; 1
    43b2:	9a a3       	std	Y+34, r25	; 0x22
    43b4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    43b6:	89 a1       	ldd	r24, Y+33	; 0x21
    43b8:	9a a1       	ldd	r25, Y+34	; 0x22
    43ba:	00 97       	sbiw	r24, 0x00	; 0
    43bc:	69 f7       	brne	.-38     	; 0x4398 <LCD_WriteData+0x20c>
    43be:	14 c0       	rjmp	.+40     	; 0x43e8 <LCD_WriteData+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    43c0:	6b a1       	ldd	r22, Y+35	; 0x23
    43c2:	7c a1       	ldd	r23, Y+36	; 0x24
    43c4:	8d a1       	ldd	r24, Y+37	; 0x25
    43c6:	9e a1       	ldd	r25, Y+38	; 0x26
    43c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43cc:	dc 01       	movw	r26, r24
    43ce:	cb 01       	movw	r24, r22
    43d0:	9a a3       	std	Y+34, r25	; 0x22
    43d2:	89 a3       	std	Y+33, r24	; 0x21
    43d4:	89 a1       	ldd	r24, Y+33	; 0x21
    43d6:	9a a1       	ldd	r25, Y+34	; 0x22
    43d8:	9e 8f       	std	Y+30, r25	; 0x1e
    43da:	8d 8f       	std	Y+29, r24	; 0x1d
    43dc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    43de:	9e 8d       	ldd	r25, Y+30	; 0x1e
    43e0:	01 97       	sbiw	r24, 0x01	; 1
    43e2:	f1 f7       	brne	.-4      	; 0x43e0 <LCD_WriteData+0x254>
    43e4:	9e 8f       	std	Y+30, r25	; 0x1e
    43e6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Data,0));
    43e8:	89 ad       	ldd	r24, Y+57	; 0x39
    43ea:	98 2f       	mov	r25, r24
    43ec:	91 70       	andi	r25, 0x01	; 1
    43ee:	80 e0       	ldi	r24, 0x00	; 0
    43f0:	64 e0       	ldi	r22, 0x04	; 4
    43f2:	49 2f       	mov	r20, r25
    43f4:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Data,1));
    43f8:	89 ad       	ldd	r24, Y+57	; 0x39
    43fa:	86 95       	lsr	r24
    43fc:	98 2f       	mov	r25, r24
    43fe:	91 70       	andi	r25, 0x01	; 1
    4400:	80 e0       	ldi	r24, 0x00	; 0
    4402:	65 e0       	ldi	r22, 0x05	; 5
    4404:	49 2f       	mov	r20, r25
    4406:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Data,2));
    440a:	89 ad       	ldd	r24, Y+57	; 0x39
    440c:	86 95       	lsr	r24
    440e:	86 95       	lsr	r24
    4410:	98 2f       	mov	r25, r24
    4412:	91 70       	andi	r25, 0x01	; 1
    4414:	80 e0       	ldi	r24, 0x00	; 0
    4416:	66 e0       	ldi	r22, 0x06	; 6
    4418:	49 2f       	mov	r20, r25
    441a:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Data,3));
    441e:	89 ad       	ldd	r24, Y+57	; 0x39
    4420:	86 95       	lsr	r24
    4422:	86 95       	lsr	r24
    4424:	86 95       	lsr	r24
    4426:	98 2f       	mov	r25, r24
    4428:	91 70       	andi	r25, 0x01	; 1
    442a:	80 e0       	ldi	r24, 0x00	; 0
    442c:	67 e0       	ldi	r22, 0x07	; 7
    442e:	49 2f       	mov	r20, r25
    4430:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    4434:	81 e0       	ldi	r24, 0x01	; 1
    4436:	63 e0       	ldi	r22, 0x03	; 3
    4438:	41 e0       	ldi	r20, 0x01	; 1
    443a:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    443e:	80 e0       	ldi	r24, 0x00	; 0
    4440:	90 e0       	ldi	r25, 0x00	; 0
    4442:	a0 e0       	ldi	r26, 0x00	; 0
    4444:	b0 e4       	ldi	r27, 0x40	; 64
    4446:	89 8f       	std	Y+25, r24	; 0x19
    4448:	9a 8f       	std	Y+26, r25	; 0x1a
    444a:	ab 8f       	std	Y+27, r26	; 0x1b
    444c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    444e:	69 8d       	ldd	r22, Y+25	; 0x19
    4450:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4452:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4454:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4456:	20 e0       	ldi	r18, 0x00	; 0
    4458:	30 e0       	ldi	r19, 0x00	; 0
    445a:	4a ef       	ldi	r20, 0xFA	; 250
    445c:	54 e4       	ldi	r21, 0x44	; 68
    445e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4462:	dc 01       	movw	r26, r24
    4464:	cb 01       	movw	r24, r22
    4466:	8d 8b       	std	Y+21, r24	; 0x15
    4468:	9e 8b       	std	Y+22, r25	; 0x16
    446a:	af 8b       	std	Y+23, r26	; 0x17
    446c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    446e:	6d 89       	ldd	r22, Y+21	; 0x15
    4470:	7e 89       	ldd	r23, Y+22	; 0x16
    4472:	8f 89       	ldd	r24, Y+23	; 0x17
    4474:	98 8d       	ldd	r25, Y+24	; 0x18
    4476:	20 e0       	ldi	r18, 0x00	; 0
    4478:	30 e0       	ldi	r19, 0x00	; 0
    447a:	40 e8       	ldi	r20, 0x80	; 128
    447c:	5f e3       	ldi	r21, 0x3F	; 63
    447e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4482:	88 23       	and	r24, r24
    4484:	2c f4       	brge	.+10     	; 0x4490 <LCD_WriteData+0x304>
		__ticks = 1;
    4486:	81 e0       	ldi	r24, 0x01	; 1
    4488:	90 e0       	ldi	r25, 0x00	; 0
    448a:	9c 8b       	std	Y+20, r25	; 0x14
    448c:	8b 8b       	std	Y+19, r24	; 0x13
    448e:	3f c0       	rjmp	.+126    	; 0x450e <LCD_WriteData+0x382>
	else if (__tmp > 65535)
    4490:	6d 89       	ldd	r22, Y+21	; 0x15
    4492:	7e 89       	ldd	r23, Y+22	; 0x16
    4494:	8f 89       	ldd	r24, Y+23	; 0x17
    4496:	98 8d       	ldd	r25, Y+24	; 0x18
    4498:	20 e0       	ldi	r18, 0x00	; 0
    449a:	3f ef       	ldi	r19, 0xFF	; 255
    449c:	4f e7       	ldi	r20, 0x7F	; 127
    449e:	57 e4       	ldi	r21, 0x47	; 71
    44a0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    44a4:	18 16       	cp	r1, r24
    44a6:	4c f5       	brge	.+82     	; 0x44fa <LCD_WriteData+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    44a8:	69 8d       	ldd	r22, Y+25	; 0x19
    44aa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    44ac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    44ae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    44b0:	20 e0       	ldi	r18, 0x00	; 0
    44b2:	30 e0       	ldi	r19, 0x00	; 0
    44b4:	40 e2       	ldi	r20, 0x20	; 32
    44b6:	51 e4       	ldi	r21, 0x41	; 65
    44b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44bc:	dc 01       	movw	r26, r24
    44be:	cb 01       	movw	r24, r22
    44c0:	bc 01       	movw	r22, r24
    44c2:	cd 01       	movw	r24, r26
    44c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44c8:	dc 01       	movw	r26, r24
    44ca:	cb 01       	movw	r24, r22
    44cc:	9c 8b       	std	Y+20, r25	; 0x14
    44ce:	8b 8b       	std	Y+19, r24	; 0x13
    44d0:	0f c0       	rjmp	.+30     	; 0x44f0 <LCD_WriteData+0x364>
    44d2:	88 ec       	ldi	r24, 0xC8	; 200
    44d4:	90 e0       	ldi	r25, 0x00	; 0
    44d6:	9a 8b       	std	Y+18, r25	; 0x12
    44d8:	89 8b       	std	Y+17, r24	; 0x11
    44da:	89 89       	ldd	r24, Y+17	; 0x11
    44dc:	9a 89       	ldd	r25, Y+18	; 0x12
    44de:	01 97       	sbiw	r24, 0x01	; 1
    44e0:	f1 f7       	brne	.-4      	; 0x44de <LCD_WriteData+0x352>
    44e2:	9a 8b       	std	Y+18, r25	; 0x12
    44e4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44e6:	8b 89       	ldd	r24, Y+19	; 0x13
    44e8:	9c 89       	ldd	r25, Y+20	; 0x14
    44ea:	01 97       	sbiw	r24, 0x01	; 1
    44ec:	9c 8b       	std	Y+20, r25	; 0x14
    44ee:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44f0:	8b 89       	ldd	r24, Y+19	; 0x13
    44f2:	9c 89       	ldd	r25, Y+20	; 0x14
    44f4:	00 97       	sbiw	r24, 0x00	; 0
    44f6:	69 f7       	brne	.-38     	; 0x44d2 <LCD_WriteData+0x346>
    44f8:	14 c0       	rjmp	.+40     	; 0x4522 <LCD_WriteData+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44fa:	6d 89       	ldd	r22, Y+21	; 0x15
    44fc:	7e 89       	ldd	r23, Y+22	; 0x16
    44fe:	8f 89       	ldd	r24, Y+23	; 0x17
    4500:	98 8d       	ldd	r25, Y+24	; 0x18
    4502:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4506:	dc 01       	movw	r26, r24
    4508:	cb 01       	movw	r24, r22
    450a:	9c 8b       	std	Y+20, r25	; 0x14
    450c:	8b 8b       	std	Y+19, r24	; 0x13
    450e:	8b 89       	ldd	r24, Y+19	; 0x13
    4510:	9c 89       	ldd	r25, Y+20	; 0x14
    4512:	98 8b       	std	Y+16, r25	; 0x10
    4514:	8f 87       	std	Y+15, r24	; 0x0f
    4516:	8f 85       	ldd	r24, Y+15	; 0x0f
    4518:	98 89       	ldd	r25, Y+16	; 0x10
    451a:	01 97       	sbiw	r24, 0x01	; 1
    451c:	f1 f7       	brne	.-4      	; 0x451a <LCD_WriteData+0x38e>
    451e:	98 8b       	std	Y+16, r25	; 0x10
    4520:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    4522:	81 e0       	ldi	r24, 0x01	; 1
    4524:	63 e0       	ldi	r22, 0x03	; 3
    4526:	40 e0       	ldi	r20, 0x00	; 0
    4528:	0e 94 c5 11 	call	0x238a	; 0x238a <GPIO_write_pin>
    452c:	80 e0       	ldi	r24, 0x00	; 0
    452e:	90 e0       	ldi	r25, 0x00	; 0
    4530:	a0 e0       	ldi	r26, 0x00	; 0
    4532:	b0 e4       	ldi	r27, 0x40	; 64
    4534:	8b 87       	std	Y+11, r24	; 0x0b
    4536:	9c 87       	std	Y+12, r25	; 0x0c
    4538:	ad 87       	std	Y+13, r26	; 0x0d
    453a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    453c:	6b 85       	ldd	r22, Y+11	; 0x0b
    453e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4540:	8d 85       	ldd	r24, Y+13	; 0x0d
    4542:	9e 85       	ldd	r25, Y+14	; 0x0e
    4544:	20 e0       	ldi	r18, 0x00	; 0
    4546:	30 e0       	ldi	r19, 0x00	; 0
    4548:	4a ef       	ldi	r20, 0xFA	; 250
    454a:	54 e4       	ldi	r21, 0x44	; 68
    454c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4550:	dc 01       	movw	r26, r24
    4552:	cb 01       	movw	r24, r22
    4554:	8f 83       	std	Y+7, r24	; 0x07
    4556:	98 87       	std	Y+8, r25	; 0x08
    4558:	a9 87       	std	Y+9, r26	; 0x09
    455a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    455c:	6f 81       	ldd	r22, Y+7	; 0x07
    455e:	78 85       	ldd	r23, Y+8	; 0x08
    4560:	89 85       	ldd	r24, Y+9	; 0x09
    4562:	9a 85       	ldd	r25, Y+10	; 0x0a
    4564:	20 e0       	ldi	r18, 0x00	; 0
    4566:	30 e0       	ldi	r19, 0x00	; 0
    4568:	40 e8       	ldi	r20, 0x80	; 128
    456a:	5f e3       	ldi	r21, 0x3F	; 63
    456c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4570:	88 23       	and	r24, r24
    4572:	2c f4       	brge	.+10     	; 0x457e <LCD_WriteData+0x3f2>
		__ticks = 1;
    4574:	81 e0       	ldi	r24, 0x01	; 1
    4576:	90 e0       	ldi	r25, 0x00	; 0
    4578:	9e 83       	std	Y+6, r25	; 0x06
    457a:	8d 83       	std	Y+5, r24	; 0x05
    457c:	3f c0       	rjmp	.+126    	; 0x45fc <LCD_WriteData+0x470>
	else if (__tmp > 65535)
    457e:	6f 81       	ldd	r22, Y+7	; 0x07
    4580:	78 85       	ldd	r23, Y+8	; 0x08
    4582:	89 85       	ldd	r24, Y+9	; 0x09
    4584:	9a 85       	ldd	r25, Y+10	; 0x0a
    4586:	20 e0       	ldi	r18, 0x00	; 0
    4588:	3f ef       	ldi	r19, 0xFF	; 255
    458a:	4f e7       	ldi	r20, 0x7F	; 127
    458c:	57 e4       	ldi	r21, 0x47	; 71
    458e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4592:	18 16       	cp	r1, r24
    4594:	4c f5       	brge	.+82     	; 0x45e8 <LCD_WriteData+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4596:	6b 85       	ldd	r22, Y+11	; 0x0b
    4598:	7c 85       	ldd	r23, Y+12	; 0x0c
    459a:	8d 85       	ldd	r24, Y+13	; 0x0d
    459c:	9e 85       	ldd	r25, Y+14	; 0x0e
    459e:	20 e0       	ldi	r18, 0x00	; 0
    45a0:	30 e0       	ldi	r19, 0x00	; 0
    45a2:	40 e2       	ldi	r20, 0x20	; 32
    45a4:	51 e4       	ldi	r21, 0x41	; 65
    45a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45aa:	dc 01       	movw	r26, r24
    45ac:	cb 01       	movw	r24, r22
    45ae:	bc 01       	movw	r22, r24
    45b0:	cd 01       	movw	r24, r26
    45b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45b6:	dc 01       	movw	r26, r24
    45b8:	cb 01       	movw	r24, r22
    45ba:	9e 83       	std	Y+6, r25	; 0x06
    45bc:	8d 83       	std	Y+5, r24	; 0x05
    45be:	0f c0       	rjmp	.+30     	; 0x45de <LCD_WriteData+0x452>
    45c0:	88 ec       	ldi	r24, 0xC8	; 200
    45c2:	90 e0       	ldi	r25, 0x00	; 0
    45c4:	9c 83       	std	Y+4, r25	; 0x04
    45c6:	8b 83       	std	Y+3, r24	; 0x03
    45c8:	8b 81       	ldd	r24, Y+3	; 0x03
    45ca:	9c 81       	ldd	r25, Y+4	; 0x04
    45cc:	01 97       	sbiw	r24, 0x01	; 1
    45ce:	f1 f7       	brne	.-4      	; 0x45cc <LCD_WriteData+0x440>
    45d0:	9c 83       	std	Y+4, r25	; 0x04
    45d2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45d4:	8d 81       	ldd	r24, Y+5	; 0x05
    45d6:	9e 81       	ldd	r25, Y+6	; 0x06
    45d8:	01 97       	sbiw	r24, 0x01	; 1
    45da:	9e 83       	std	Y+6, r25	; 0x06
    45dc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    45de:	8d 81       	ldd	r24, Y+5	; 0x05
    45e0:	9e 81       	ldd	r25, Y+6	; 0x06
    45e2:	00 97       	sbiw	r24, 0x00	; 0
    45e4:	69 f7       	brne	.-38     	; 0x45c0 <LCD_WriteData+0x434>
    45e6:	14 c0       	rjmp	.+40     	; 0x4610 <LCD_WriteData+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    45e8:	6f 81       	ldd	r22, Y+7	; 0x07
    45ea:	78 85       	ldd	r23, Y+8	; 0x08
    45ec:	89 85       	ldd	r24, Y+9	; 0x09
    45ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    45f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45f4:	dc 01       	movw	r26, r24
    45f6:	cb 01       	movw	r24, r22
    45f8:	9e 83       	std	Y+6, r25	; 0x06
    45fa:	8d 83       	std	Y+5, r24	; 0x05
    45fc:	8d 81       	ldd	r24, Y+5	; 0x05
    45fe:	9e 81       	ldd	r25, Y+6	; 0x06
    4600:	9a 83       	std	Y+2, r25	; 0x02
    4602:	89 83       	std	Y+1, r24	; 0x01
    4604:	89 81       	ldd	r24, Y+1	; 0x01
    4606:	9a 81       	ldd	r25, Y+2	; 0x02
    4608:	01 97       	sbiw	r24, 0x01	; 1
    460a:	f1 f7       	brne	.-4      	; 0x4608 <LCD_WriteData+0x47c>
    460c:	9a 83       	std	Y+2, r25	; 0x02
    460e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    4610:	e9 96       	adiw	r28, 0x39	; 57
    4612:	0f b6       	in	r0, 0x3f	; 63
    4614:	f8 94       	cli
    4616:	de bf       	out	0x3e, r29	; 62
    4618:	0f be       	out	0x3f, r0	; 63
    461a:	cd bf       	out	0x3d, r28	; 61
    461c:	cf 91       	pop	r28
    461e:	df 91       	pop	r29
    4620:	08 95       	ret

00004622 <LCD_Init>:
void LCD_Init(void)
{	
    4622:	0f 93       	push	r16
    4624:	1f 93       	push	r17
    4626:	df 93       	push	r29
    4628:	cf 93       	push	r28
    462a:	cd b7       	in	r28, 0x3d	; 61
    462c:	de b7       	in	r29, 0x3e	; 62
    462e:	c6 54       	subi	r28, 0x46	; 70
    4630:	d0 40       	sbci	r29, 0x00	; 0
    4632:	0f b6       	in	r0, 0x3f	; 63
    4634:	f8 94       	cli
    4636:	de bf       	out	0x3e, r29	; 62
    4638:	0f be       	out	0x3f, r0	; 63
    463a:	cd bf       	out	0x3d, r28	; 61
	GPIO_init_pin(LCD_PORT,D4,GPIO_OUTPUT);
    463c:	80 e0       	ldi	r24, 0x00	; 0
    463e:	64 e0       	ldi	r22, 0x04	; 4
    4640:	41 e0       	ldi	r20, 0x01	; 1
    4642:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D5,GPIO_OUTPUT);
    4646:	80 e0       	ldi	r24, 0x00	; 0
    4648:	65 e0       	ldi	r22, 0x05	; 5
    464a:	41 e0       	ldi	r20, 0x01	; 1
    464c:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D6,GPIO_OUTPUT);
    4650:	80 e0       	ldi	r24, 0x00	; 0
    4652:	66 e0       	ldi	r22, 0x06	; 6
    4654:	41 e0       	ldi	r20, 0x01	; 1
    4656:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D7,GPIO_OUTPUT);
    465a:	80 e0       	ldi	r24, 0x00	; 0
    465c:	67 e0       	ldi	r22, 0x07	; 7
    465e:	41 e0       	ldi	r20, 0x01	; 1
    4660:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,RS,GPIO_OUTPUT);
    4664:	81 e0       	ldi	r24, 0x01	; 1
    4666:	61 e0       	ldi	r22, 0x01	; 1
    4668:	41 e0       	ldi	r20, 0x01	; 1
    466a:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,RW,GPIO_OUTPUT);
    466e:	81 e0       	ldi	r24, 0x01	; 1
    4670:	62 e0       	ldi	r22, 0x02	; 2
    4672:	41 e0       	ldi	r20, 0x01	; 1
    4674:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,EN,GPIO_OUTPUT);
    4678:	81 e0       	ldi	r24, 0x01	; 1
    467a:	63 e0       	ldi	r22, 0x03	; 3
    467c:	41 e0       	ldi	r20, 0x01	; 1
    467e:	0e 94 33 11 	call	0x2266	; 0x2266 <GPIO_init_pin>
    4682:	fe 01       	movw	r30, r28
    4684:	ed 5b       	subi	r30, 0xBD	; 189
    4686:	ff 4f       	sbci	r31, 0xFF	; 255
    4688:	80 e0       	ldi	r24, 0x00	; 0
    468a:	90 e0       	ldi	r25, 0x00	; 0
    468c:	a8 e4       	ldi	r26, 0x48	; 72
    468e:	b2 e4       	ldi	r27, 0x42	; 66
    4690:	80 83       	st	Z, r24
    4692:	91 83       	std	Z+1, r25	; 0x01
    4694:	a2 83       	std	Z+2, r26	; 0x02
    4696:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4698:	8e 01       	movw	r16, r28
    469a:	01 5c       	subi	r16, 0xC1	; 193
    469c:	1f 4f       	sbci	r17, 0xFF	; 255
    469e:	fe 01       	movw	r30, r28
    46a0:	ed 5b       	subi	r30, 0xBD	; 189
    46a2:	ff 4f       	sbci	r31, 0xFF	; 255
    46a4:	60 81       	ld	r22, Z
    46a6:	71 81       	ldd	r23, Z+1	; 0x01
    46a8:	82 81       	ldd	r24, Z+2	; 0x02
    46aa:	93 81       	ldd	r25, Z+3	; 0x03
    46ac:	20 e0       	ldi	r18, 0x00	; 0
    46ae:	30 e0       	ldi	r19, 0x00	; 0
    46b0:	4a ef       	ldi	r20, 0xFA	; 250
    46b2:	54 e4       	ldi	r21, 0x44	; 68
    46b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46b8:	dc 01       	movw	r26, r24
    46ba:	cb 01       	movw	r24, r22
    46bc:	f8 01       	movw	r30, r16
    46be:	80 83       	st	Z, r24
    46c0:	91 83       	std	Z+1, r25	; 0x01
    46c2:	a2 83       	std	Z+2, r26	; 0x02
    46c4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    46c6:	fe 01       	movw	r30, r28
    46c8:	ff 96       	adiw	r30, 0x3f	; 63
    46ca:	60 81       	ld	r22, Z
    46cc:	71 81       	ldd	r23, Z+1	; 0x01
    46ce:	82 81       	ldd	r24, Z+2	; 0x02
    46d0:	93 81       	ldd	r25, Z+3	; 0x03
    46d2:	20 e0       	ldi	r18, 0x00	; 0
    46d4:	30 e0       	ldi	r19, 0x00	; 0
    46d6:	40 e8       	ldi	r20, 0x80	; 128
    46d8:	5f e3       	ldi	r21, 0x3F	; 63
    46da:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    46de:	88 23       	and	r24, r24
    46e0:	2c f4       	brge	.+10     	; 0x46ec <LCD_Init+0xca>
		__ticks = 1;
    46e2:	81 e0       	ldi	r24, 0x01	; 1
    46e4:	90 e0       	ldi	r25, 0x00	; 0
    46e6:	9e af       	std	Y+62, r25	; 0x3e
    46e8:	8d af       	std	Y+61, r24	; 0x3d
    46ea:	46 c0       	rjmp	.+140    	; 0x4778 <LCD_Init+0x156>
	else if (__tmp > 65535)
    46ec:	fe 01       	movw	r30, r28
    46ee:	ff 96       	adiw	r30, 0x3f	; 63
    46f0:	60 81       	ld	r22, Z
    46f2:	71 81       	ldd	r23, Z+1	; 0x01
    46f4:	82 81       	ldd	r24, Z+2	; 0x02
    46f6:	93 81       	ldd	r25, Z+3	; 0x03
    46f8:	20 e0       	ldi	r18, 0x00	; 0
    46fa:	3f ef       	ldi	r19, 0xFF	; 255
    46fc:	4f e7       	ldi	r20, 0x7F	; 127
    46fe:	57 e4       	ldi	r21, 0x47	; 71
    4700:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4704:	18 16       	cp	r1, r24
    4706:	64 f5       	brge	.+88     	; 0x4760 <LCD_Init+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4708:	fe 01       	movw	r30, r28
    470a:	ed 5b       	subi	r30, 0xBD	; 189
    470c:	ff 4f       	sbci	r31, 0xFF	; 255
    470e:	60 81       	ld	r22, Z
    4710:	71 81       	ldd	r23, Z+1	; 0x01
    4712:	82 81       	ldd	r24, Z+2	; 0x02
    4714:	93 81       	ldd	r25, Z+3	; 0x03
    4716:	20 e0       	ldi	r18, 0x00	; 0
    4718:	30 e0       	ldi	r19, 0x00	; 0
    471a:	40 e2       	ldi	r20, 0x20	; 32
    471c:	51 e4       	ldi	r21, 0x41	; 65
    471e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4722:	dc 01       	movw	r26, r24
    4724:	cb 01       	movw	r24, r22
    4726:	bc 01       	movw	r22, r24
    4728:	cd 01       	movw	r24, r26
    472a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    472e:	dc 01       	movw	r26, r24
    4730:	cb 01       	movw	r24, r22
    4732:	9e af       	std	Y+62, r25	; 0x3e
    4734:	8d af       	std	Y+61, r24	; 0x3d
    4736:	0f c0       	rjmp	.+30     	; 0x4756 <LCD_Init+0x134>
    4738:	88 ec       	ldi	r24, 0xC8	; 200
    473a:	90 e0       	ldi	r25, 0x00	; 0
    473c:	9c af       	std	Y+60, r25	; 0x3c
    473e:	8b af       	std	Y+59, r24	; 0x3b
    4740:	8b ad       	ldd	r24, Y+59	; 0x3b
    4742:	9c ad       	ldd	r25, Y+60	; 0x3c
    4744:	01 97       	sbiw	r24, 0x01	; 1
    4746:	f1 f7       	brne	.-4      	; 0x4744 <LCD_Init+0x122>
    4748:	9c af       	std	Y+60, r25	; 0x3c
    474a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    474c:	8d ad       	ldd	r24, Y+61	; 0x3d
    474e:	9e ad       	ldd	r25, Y+62	; 0x3e
    4750:	01 97       	sbiw	r24, 0x01	; 1
    4752:	9e af       	std	Y+62, r25	; 0x3e
    4754:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4756:	8d ad       	ldd	r24, Y+61	; 0x3d
    4758:	9e ad       	ldd	r25, Y+62	; 0x3e
    475a:	00 97       	sbiw	r24, 0x00	; 0
    475c:	69 f7       	brne	.-38     	; 0x4738 <LCD_Init+0x116>
    475e:	16 c0       	rjmp	.+44     	; 0x478c <LCD_Init+0x16a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4760:	fe 01       	movw	r30, r28
    4762:	ff 96       	adiw	r30, 0x3f	; 63
    4764:	60 81       	ld	r22, Z
    4766:	71 81       	ldd	r23, Z+1	; 0x01
    4768:	82 81       	ldd	r24, Z+2	; 0x02
    476a:	93 81       	ldd	r25, Z+3	; 0x03
    476c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4770:	dc 01       	movw	r26, r24
    4772:	cb 01       	movw	r24, r22
    4774:	9e af       	std	Y+62, r25	; 0x3e
    4776:	8d af       	std	Y+61, r24	; 0x3d
    4778:	8d ad       	ldd	r24, Y+61	; 0x3d
    477a:	9e ad       	ldd	r25, Y+62	; 0x3e
    477c:	9a af       	std	Y+58, r25	; 0x3a
    477e:	89 af       	std	Y+57, r24	; 0x39
    4780:	89 ad       	ldd	r24, Y+57	; 0x39
    4782:	9a ad       	ldd	r25, Y+58	; 0x3a
    4784:	01 97       	sbiw	r24, 0x01	; 1
    4786:	f1 f7       	brne	.-4      	; 0x4784 <LCD_Init+0x162>
    4788:	9a af       	std	Y+58, r25	; 0x3a
    478a:	89 af       	std	Y+57, r24	; 0x39
	
	_delay_ms(50);          // said in Data sheet to delay after power on for 1st time
	LCD_WriteCommand(0x02);//4 bit mode only
    478c:	82 e0       	ldi	r24, 0x02	; 2
    478e:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
    4792:	80 e0       	ldi	r24, 0x00	; 0
    4794:	90 e0       	ldi	r25, 0x00	; 0
    4796:	a0 e8       	ldi	r26, 0x80	; 128
    4798:	bf e3       	ldi	r27, 0x3F	; 63
    479a:	8d ab       	std	Y+53, r24	; 0x35
    479c:	9e ab       	std	Y+54, r25	; 0x36
    479e:	af ab       	std	Y+55, r26	; 0x37
    47a0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    47a2:	6d a9       	ldd	r22, Y+53	; 0x35
    47a4:	7e a9       	ldd	r23, Y+54	; 0x36
    47a6:	8f a9       	ldd	r24, Y+55	; 0x37
    47a8:	98 ad       	ldd	r25, Y+56	; 0x38
    47aa:	20 e0       	ldi	r18, 0x00	; 0
    47ac:	30 e0       	ldi	r19, 0x00	; 0
    47ae:	4a ef       	ldi	r20, 0xFA	; 250
    47b0:	54 e4       	ldi	r21, 0x44	; 68
    47b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47b6:	dc 01       	movw	r26, r24
    47b8:	cb 01       	movw	r24, r22
    47ba:	89 ab       	std	Y+49, r24	; 0x31
    47bc:	9a ab       	std	Y+50, r25	; 0x32
    47be:	ab ab       	std	Y+51, r26	; 0x33
    47c0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    47c2:	69 a9       	ldd	r22, Y+49	; 0x31
    47c4:	7a a9       	ldd	r23, Y+50	; 0x32
    47c6:	8b a9       	ldd	r24, Y+51	; 0x33
    47c8:	9c a9       	ldd	r25, Y+52	; 0x34
    47ca:	20 e0       	ldi	r18, 0x00	; 0
    47cc:	30 e0       	ldi	r19, 0x00	; 0
    47ce:	40 e8       	ldi	r20, 0x80	; 128
    47d0:	5f e3       	ldi	r21, 0x3F	; 63
    47d2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    47d6:	88 23       	and	r24, r24
    47d8:	2c f4       	brge	.+10     	; 0x47e4 <LCD_Init+0x1c2>
		__ticks = 1;
    47da:	81 e0       	ldi	r24, 0x01	; 1
    47dc:	90 e0       	ldi	r25, 0x00	; 0
    47de:	98 ab       	std	Y+48, r25	; 0x30
    47e0:	8f a7       	std	Y+47, r24	; 0x2f
    47e2:	3f c0       	rjmp	.+126    	; 0x4862 <LCD_Init+0x240>
	else if (__tmp > 65535)
    47e4:	69 a9       	ldd	r22, Y+49	; 0x31
    47e6:	7a a9       	ldd	r23, Y+50	; 0x32
    47e8:	8b a9       	ldd	r24, Y+51	; 0x33
    47ea:	9c a9       	ldd	r25, Y+52	; 0x34
    47ec:	20 e0       	ldi	r18, 0x00	; 0
    47ee:	3f ef       	ldi	r19, 0xFF	; 255
    47f0:	4f e7       	ldi	r20, 0x7F	; 127
    47f2:	57 e4       	ldi	r21, 0x47	; 71
    47f4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    47f8:	18 16       	cp	r1, r24
    47fa:	4c f5       	brge	.+82     	; 0x484e <LCD_Init+0x22c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    47fc:	6d a9       	ldd	r22, Y+53	; 0x35
    47fe:	7e a9       	ldd	r23, Y+54	; 0x36
    4800:	8f a9       	ldd	r24, Y+55	; 0x37
    4802:	98 ad       	ldd	r25, Y+56	; 0x38
    4804:	20 e0       	ldi	r18, 0x00	; 0
    4806:	30 e0       	ldi	r19, 0x00	; 0
    4808:	40 e2       	ldi	r20, 0x20	; 32
    480a:	51 e4       	ldi	r21, 0x41	; 65
    480c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4810:	dc 01       	movw	r26, r24
    4812:	cb 01       	movw	r24, r22
    4814:	bc 01       	movw	r22, r24
    4816:	cd 01       	movw	r24, r26
    4818:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    481c:	dc 01       	movw	r26, r24
    481e:	cb 01       	movw	r24, r22
    4820:	98 ab       	std	Y+48, r25	; 0x30
    4822:	8f a7       	std	Y+47, r24	; 0x2f
    4824:	0f c0       	rjmp	.+30     	; 0x4844 <LCD_Init+0x222>
    4826:	88 ec       	ldi	r24, 0xC8	; 200
    4828:	90 e0       	ldi	r25, 0x00	; 0
    482a:	9e a7       	std	Y+46, r25	; 0x2e
    482c:	8d a7       	std	Y+45, r24	; 0x2d
    482e:	8d a5       	ldd	r24, Y+45	; 0x2d
    4830:	9e a5       	ldd	r25, Y+46	; 0x2e
    4832:	01 97       	sbiw	r24, 0x01	; 1
    4834:	f1 f7       	brne	.-4      	; 0x4832 <LCD_Init+0x210>
    4836:	9e a7       	std	Y+46, r25	; 0x2e
    4838:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    483a:	8f a5       	ldd	r24, Y+47	; 0x2f
    483c:	98 a9       	ldd	r25, Y+48	; 0x30
    483e:	01 97       	sbiw	r24, 0x01	; 1
    4840:	98 ab       	std	Y+48, r25	; 0x30
    4842:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4844:	8f a5       	ldd	r24, Y+47	; 0x2f
    4846:	98 a9       	ldd	r25, Y+48	; 0x30
    4848:	00 97       	sbiw	r24, 0x00	; 0
    484a:	69 f7       	brne	.-38     	; 0x4826 <LCD_Init+0x204>
    484c:	14 c0       	rjmp	.+40     	; 0x4876 <LCD_Init+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    484e:	69 a9       	ldd	r22, Y+49	; 0x31
    4850:	7a a9       	ldd	r23, Y+50	; 0x32
    4852:	8b a9       	ldd	r24, Y+51	; 0x33
    4854:	9c a9       	ldd	r25, Y+52	; 0x34
    4856:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    485a:	dc 01       	movw	r26, r24
    485c:	cb 01       	movw	r24, r22
    485e:	98 ab       	std	Y+48, r25	; 0x30
    4860:	8f a7       	std	Y+47, r24	; 0x2f
    4862:	8f a5       	ldd	r24, Y+47	; 0x2f
    4864:	98 a9       	ldd	r25, Y+48	; 0x30
    4866:	9c a7       	std	Y+44, r25	; 0x2c
    4868:	8b a7       	std	Y+43, r24	; 0x2b
    486a:	8b a5       	ldd	r24, Y+43	; 0x2b
    486c:	9c a5       	ldd	r25, Y+44	; 0x2c
    486e:	01 97       	sbiw	r24, 0x01	; 1
    4870:	f1 f7       	brne	.-4      	; 0x486e <LCD_Init+0x24c>
    4872:	9c a7       	std	Y+44, r25	; 0x2c
    4874:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_WriteCommand(0x28); //N=1 , F=0
    4876:	88 e2       	ldi	r24, 0x28	; 40
    4878:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
    487c:	80 e0       	ldi	r24, 0x00	; 0
    487e:	90 e0       	ldi	r25, 0x00	; 0
    4880:	a0 e8       	ldi	r26, 0x80	; 128
    4882:	bf e3       	ldi	r27, 0x3F	; 63
    4884:	8f a3       	std	Y+39, r24	; 0x27
    4886:	98 a7       	std	Y+40, r25	; 0x28
    4888:	a9 a7       	std	Y+41, r26	; 0x29
    488a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    488c:	6f a1       	ldd	r22, Y+39	; 0x27
    488e:	78 a5       	ldd	r23, Y+40	; 0x28
    4890:	89 a5       	ldd	r24, Y+41	; 0x29
    4892:	9a a5       	ldd	r25, Y+42	; 0x2a
    4894:	20 e0       	ldi	r18, 0x00	; 0
    4896:	30 e0       	ldi	r19, 0x00	; 0
    4898:	4a ef       	ldi	r20, 0xFA	; 250
    489a:	54 e4       	ldi	r21, 0x44	; 68
    489c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48a0:	dc 01       	movw	r26, r24
    48a2:	cb 01       	movw	r24, r22
    48a4:	8b a3       	std	Y+35, r24	; 0x23
    48a6:	9c a3       	std	Y+36, r25	; 0x24
    48a8:	ad a3       	std	Y+37, r26	; 0x25
    48aa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    48ac:	6b a1       	ldd	r22, Y+35	; 0x23
    48ae:	7c a1       	ldd	r23, Y+36	; 0x24
    48b0:	8d a1       	ldd	r24, Y+37	; 0x25
    48b2:	9e a1       	ldd	r25, Y+38	; 0x26
    48b4:	20 e0       	ldi	r18, 0x00	; 0
    48b6:	30 e0       	ldi	r19, 0x00	; 0
    48b8:	40 e8       	ldi	r20, 0x80	; 128
    48ba:	5f e3       	ldi	r21, 0x3F	; 63
    48bc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    48c0:	88 23       	and	r24, r24
    48c2:	2c f4       	brge	.+10     	; 0x48ce <LCD_Init+0x2ac>
		__ticks = 1;
    48c4:	81 e0       	ldi	r24, 0x01	; 1
    48c6:	90 e0       	ldi	r25, 0x00	; 0
    48c8:	9a a3       	std	Y+34, r25	; 0x22
    48ca:	89 a3       	std	Y+33, r24	; 0x21
    48cc:	3f c0       	rjmp	.+126    	; 0x494c <LCD_Init+0x32a>
	else if (__tmp > 65535)
    48ce:	6b a1       	ldd	r22, Y+35	; 0x23
    48d0:	7c a1       	ldd	r23, Y+36	; 0x24
    48d2:	8d a1       	ldd	r24, Y+37	; 0x25
    48d4:	9e a1       	ldd	r25, Y+38	; 0x26
    48d6:	20 e0       	ldi	r18, 0x00	; 0
    48d8:	3f ef       	ldi	r19, 0xFF	; 255
    48da:	4f e7       	ldi	r20, 0x7F	; 127
    48dc:	57 e4       	ldi	r21, 0x47	; 71
    48de:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    48e2:	18 16       	cp	r1, r24
    48e4:	4c f5       	brge	.+82     	; 0x4938 <LCD_Init+0x316>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    48e6:	6f a1       	ldd	r22, Y+39	; 0x27
    48e8:	78 a5       	ldd	r23, Y+40	; 0x28
    48ea:	89 a5       	ldd	r24, Y+41	; 0x29
    48ec:	9a a5       	ldd	r25, Y+42	; 0x2a
    48ee:	20 e0       	ldi	r18, 0x00	; 0
    48f0:	30 e0       	ldi	r19, 0x00	; 0
    48f2:	40 e2       	ldi	r20, 0x20	; 32
    48f4:	51 e4       	ldi	r21, 0x41	; 65
    48f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48fa:	dc 01       	movw	r26, r24
    48fc:	cb 01       	movw	r24, r22
    48fe:	bc 01       	movw	r22, r24
    4900:	cd 01       	movw	r24, r26
    4902:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4906:	dc 01       	movw	r26, r24
    4908:	cb 01       	movw	r24, r22
    490a:	9a a3       	std	Y+34, r25	; 0x22
    490c:	89 a3       	std	Y+33, r24	; 0x21
    490e:	0f c0       	rjmp	.+30     	; 0x492e <LCD_Init+0x30c>
    4910:	88 ec       	ldi	r24, 0xC8	; 200
    4912:	90 e0       	ldi	r25, 0x00	; 0
    4914:	98 a3       	std	Y+32, r25	; 0x20
    4916:	8f 8f       	std	Y+31, r24	; 0x1f
    4918:	8f 8d       	ldd	r24, Y+31	; 0x1f
    491a:	98 a1       	ldd	r25, Y+32	; 0x20
    491c:	01 97       	sbiw	r24, 0x01	; 1
    491e:	f1 f7       	brne	.-4      	; 0x491c <LCD_Init+0x2fa>
    4920:	98 a3       	std	Y+32, r25	; 0x20
    4922:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4924:	89 a1       	ldd	r24, Y+33	; 0x21
    4926:	9a a1       	ldd	r25, Y+34	; 0x22
    4928:	01 97       	sbiw	r24, 0x01	; 1
    492a:	9a a3       	std	Y+34, r25	; 0x22
    492c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    492e:	89 a1       	ldd	r24, Y+33	; 0x21
    4930:	9a a1       	ldd	r25, Y+34	; 0x22
    4932:	00 97       	sbiw	r24, 0x00	; 0
    4934:	69 f7       	brne	.-38     	; 0x4910 <LCD_Init+0x2ee>
    4936:	14 c0       	rjmp	.+40     	; 0x4960 <LCD_Init+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4938:	6b a1       	ldd	r22, Y+35	; 0x23
    493a:	7c a1       	ldd	r23, Y+36	; 0x24
    493c:	8d a1       	ldd	r24, Y+37	; 0x25
    493e:	9e a1       	ldd	r25, Y+38	; 0x26
    4940:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4944:	dc 01       	movw	r26, r24
    4946:	cb 01       	movw	r24, r22
    4948:	9a a3       	std	Y+34, r25	; 0x22
    494a:	89 a3       	std	Y+33, r24	; 0x21
    494c:	89 a1       	ldd	r24, Y+33	; 0x21
    494e:	9a a1       	ldd	r25, Y+34	; 0x22
    4950:	9e 8f       	std	Y+30, r25	; 0x1e
    4952:	8d 8f       	std	Y+29, r24	; 0x1d
    4954:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4956:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4958:	01 97       	sbiw	r24, 0x01	; 1
    495a:	f1 f7       	brne	.-4      	; 0x4958 <LCD_Init+0x336>
    495c:	9e 8f       	std	Y+30, r25	; 0x1e
    495e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);           //delay 1ms a must delay as said in Data sheet
	LCD_WriteCommand(0x0c); //D=1(LCD itself on or off) C=0, B=0
    4960:	8c e0       	ldi	r24, 0x0C	; 12
    4962:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
    4966:	80 e0       	ldi	r24, 0x00	; 0
    4968:	90 e0       	ldi	r25, 0x00	; 0
    496a:	a0 e8       	ldi	r26, 0x80	; 128
    496c:	bf e3       	ldi	r27, 0x3F	; 63
    496e:	89 8f       	std	Y+25, r24	; 0x19
    4970:	9a 8f       	std	Y+26, r25	; 0x1a
    4972:	ab 8f       	std	Y+27, r26	; 0x1b
    4974:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4976:	69 8d       	ldd	r22, Y+25	; 0x19
    4978:	7a 8d       	ldd	r23, Y+26	; 0x1a
    497a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    497c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    497e:	20 e0       	ldi	r18, 0x00	; 0
    4980:	30 e0       	ldi	r19, 0x00	; 0
    4982:	4a ef       	ldi	r20, 0xFA	; 250
    4984:	54 e4       	ldi	r21, 0x44	; 68
    4986:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    498a:	dc 01       	movw	r26, r24
    498c:	cb 01       	movw	r24, r22
    498e:	8d 8b       	std	Y+21, r24	; 0x15
    4990:	9e 8b       	std	Y+22, r25	; 0x16
    4992:	af 8b       	std	Y+23, r26	; 0x17
    4994:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4996:	6d 89       	ldd	r22, Y+21	; 0x15
    4998:	7e 89       	ldd	r23, Y+22	; 0x16
    499a:	8f 89       	ldd	r24, Y+23	; 0x17
    499c:	98 8d       	ldd	r25, Y+24	; 0x18
    499e:	20 e0       	ldi	r18, 0x00	; 0
    49a0:	30 e0       	ldi	r19, 0x00	; 0
    49a2:	40 e8       	ldi	r20, 0x80	; 128
    49a4:	5f e3       	ldi	r21, 0x3F	; 63
    49a6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    49aa:	88 23       	and	r24, r24
    49ac:	2c f4       	brge	.+10     	; 0x49b8 <LCD_Init+0x396>
		__ticks = 1;
    49ae:	81 e0       	ldi	r24, 0x01	; 1
    49b0:	90 e0       	ldi	r25, 0x00	; 0
    49b2:	9c 8b       	std	Y+20, r25	; 0x14
    49b4:	8b 8b       	std	Y+19, r24	; 0x13
    49b6:	3f c0       	rjmp	.+126    	; 0x4a36 <LCD_Init+0x414>
	else if (__tmp > 65535)
    49b8:	6d 89       	ldd	r22, Y+21	; 0x15
    49ba:	7e 89       	ldd	r23, Y+22	; 0x16
    49bc:	8f 89       	ldd	r24, Y+23	; 0x17
    49be:	98 8d       	ldd	r25, Y+24	; 0x18
    49c0:	20 e0       	ldi	r18, 0x00	; 0
    49c2:	3f ef       	ldi	r19, 0xFF	; 255
    49c4:	4f e7       	ldi	r20, 0x7F	; 127
    49c6:	57 e4       	ldi	r21, 0x47	; 71
    49c8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    49cc:	18 16       	cp	r1, r24
    49ce:	4c f5       	brge	.+82     	; 0x4a22 <LCD_Init+0x400>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    49d0:	69 8d       	ldd	r22, Y+25	; 0x19
    49d2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    49d4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    49d6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    49d8:	20 e0       	ldi	r18, 0x00	; 0
    49da:	30 e0       	ldi	r19, 0x00	; 0
    49dc:	40 e2       	ldi	r20, 0x20	; 32
    49de:	51 e4       	ldi	r21, 0x41	; 65
    49e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    49e4:	dc 01       	movw	r26, r24
    49e6:	cb 01       	movw	r24, r22
    49e8:	bc 01       	movw	r22, r24
    49ea:	cd 01       	movw	r24, r26
    49ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49f0:	dc 01       	movw	r26, r24
    49f2:	cb 01       	movw	r24, r22
    49f4:	9c 8b       	std	Y+20, r25	; 0x14
    49f6:	8b 8b       	std	Y+19, r24	; 0x13
    49f8:	0f c0       	rjmp	.+30     	; 0x4a18 <LCD_Init+0x3f6>
    49fa:	88 ec       	ldi	r24, 0xC8	; 200
    49fc:	90 e0       	ldi	r25, 0x00	; 0
    49fe:	9a 8b       	std	Y+18, r25	; 0x12
    4a00:	89 8b       	std	Y+17, r24	; 0x11
    4a02:	89 89       	ldd	r24, Y+17	; 0x11
    4a04:	9a 89       	ldd	r25, Y+18	; 0x12
    4a06:	01 97       	sbiw	r24, 0x01	; 1
    4a08:	f1 f7       	brne	.-4      	; 0x4a06 <LCD_Init+0x3e4>
    4a0a:	9a 8b       	std	Y+18, r25	; 0x12
    4a0c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4a0e:	8b 89       	ldd	r24, Y+19	; 0x13
    4a10:	9c 89       	ldd	r25, Y+20	; 0x14
    4a12:	01 97       	sbiw	r24, 0x01	; 1
    4a14:	9c 8b       	std	Y+20, r25	; 0x14
    4a16:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4a18:	8b 89       	ldd	r24, Y+19	; 0x13
    4a1a:	9c 89       	ldd	r25, Y+20	; 0x14
    4a1c:	00 97       	sbiw	r24, 0x00	; 0
    4a1e:	69 f7       	brne	.-38     	; 0x49fa <LCD_Init+0x3d8>
    4a20:	14 c0       	rjmp	.+40     	; 0x4a4a <LCD_Init+0x428>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4a22:	6d 89       	ldd	r22, Y+21	; 0x15
    4a24:	7e 89       	ldd	r23, Y+22	; 0x16
    4a26:	8f 89       	ldd	r24, Y+23	; 0x17
    4a28:	98 8d       	ldd	r25, Y+24	; 0x18
    4a2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a2e:	dc 01       	movw	r26, r24
    4a30:	cb 01       	movw	r24, r22
    4a32:	9c 8b       	std	Y+20, r25	; 0x14
    4a34:	8b 8b       	std	Y+19, r24	; 0x13
    4a36:	8b 89       	ldd	r24, Y+19	; 0x13
    4a38:	9c 89       	ldd	r25, Y+20	; 0x14
    4a3a:	98 8b       	std	Y+16, r25	; 0x10
    4a3c:	8f 87       	std	Y+15, r24	; 0x0f
    4a3e:	8f 85       	ldd	r24, Y+15	; 0x0f
    4a40:	98 89       	ldd	r25, Y+16	; 0x10
    4a42:	01 97       	sbiw	r24, 0x01	; 1
    4a44:	f1 f7       	brne	.-4      	; 0x4a42 <LCD_Init+0x420>
    4a46:	98 8b       	std	Y+16, r25	; 0x10
    4a48:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);    //delay 1ms
	LCD_WriteCommand(0x01); //clear LCD
    4a4a:	81 e0       	ldi	r24, 0x01	; 1
    4a4c:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
    4a50:	80 e0       	ldi	r24, 0x00	; 0
    4a52:	90 e0       	ldi	r25, 0x00	; 0
    4a54:	a0 ea       	ldi	r26, 0xA0	; 160
    4a56:	b1 e4       	ldi	r27, 0x41	; 65
    4a58:	8b 87       	std	Y+11, r24	; 0x0b
    4a5a:	9c 87       	std	Y+12, r25	; 0x0c
    4a5c:	ad 87       	std	Y+13, r26	; 0x0d
    4a5e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a60:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a62:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a64:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a66:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a68:	20 e0       	ldi	r18, 0x00	; 0
    4a6a:	30 e0       	ldi	r19, 0x00	; 0
    4a6c:	4a ef       	ldi	r20, 0xFA	; 250
    4a6e:	54 e4       	ldi	r21, 0x44	; 68
    4a70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a74:	dc 01       	movw	r26, r24
    4a76:	cb 01       	movw	r24, r22
    4a78:	8f 83       	std	Y+7, r24	; 0x07
    4a7a:	98 87       	std	Y+8, r25	; 0x08
    4a7c:	a9 87       	std	Y+9, r26	; 0x09
    4a7e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4a80:	6f 81       	ldd	r22, Y+7	; 0x07
    4a82:	78 85       	ldd	r23, Y+8	; 0x08
    4a84:	89 85       	ldd	r24, Y+9	; 0x09
    4a86:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a88:	20 e0       	ldi	r18, 0x00	; 0
    4a8a:	30 e0       	ldi	r19, 0x00	; 0
    4a8c:	40 e8       	ldi	r20, 0x80	; 128
    4a8e:	5f e3       	ldi	r21, 0x3F	; 63
    4a90:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4a94:	88 23       	and	r24, r24
    4a96:	2c f4       	brge	.+10     	; 0x4aa2 <LCD_Init+0x480>
		__ticks = 1;
    4a98:	81 e0       	ldi	r24, 0x01	; 1
    4a9a:	90 e0       	ldi	r25, 0x00	; 0
    4a9c:	9e 83       	std	Y+6, r25	; 0x06
    4a9e:	8d 83       	std	Y+5, r24	; 0x05
    4aa0:	3f c0       	rjmp	.+126    	; 0x4b20 <LCD_Init+0x4fe>
	else if (__tmp > 65535)
    4aa2:	6f 81       	ldd	r22, Y+7	; 0x07
    4aa4:	78 85       	ldd	r23, Y+8	; 0x08
    4aa6:	89 85       	ldd	r24, Y+9	; 0x09
    4aa8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4aaa:	20 e0       	ldi	r18, 0x00	; 0
    4aac:	3f ef       	ldi	r19, 0xFF	; 255
    4aae:	4f e7       	ldi	r20, 0x7F	; 127
    4ab0:	57 e4       	ldi	r21, 0x47	; 71
    4ab2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4ab6:	18 16       	cp	r1, r24
    4ab8:	4c f5       	brge	.+82     	; 0x4b0c <LCD_Init+0x4ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4aba:	6b 85       	ldd	r22, Y+11	; 0x0b
    4abc:	7c 85       	ldd	r23, Y+12	; 0x0c
    4abe:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ac0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ac2:	20 e0       	ldi	r18, 0x00	; 0
    4ac4:	30 e0       	ldi	r19, 0x00	; 0
    4ac6:	40 e2       	ldi	r20, 0x20	; 32
    4ac8:	51 e4       	ldi	r21, 0x41	; 65
    4aca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ace:	dc 01       	movw	r26, r24
    4ad0:	cb 01       	movw	r24, r22
    4ad2:	bc 01       	movw	r22, r24
    4ad4:	cd 01       	movw	r24, r26
    4ad6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4ada:	dc 01       	movw	r26, r24
    4adc:	cb 01       	movw	r24, r22
    4ade:	9e 83       	std	Y+6, r25	; 0x06
    4ae0:	8d 83       	std	Y+5, r24	; 0x05
    4ae2:	0f c0       	rjmp	.+30     	; 0x4b02 <LCD_Init+0x4e0>
    4ae4:	88 ec       	ldi	r24, 0xC8	; 200
    4ae6:	90 e0       	ldi	r25, 0x00	; 0
    4ae8:	9c 83       	std	Y+4, r25	; 0x04
    4aea:	8b 83       	std	Y+3, r24	; 0x03
    4aec:	8b 81       	ldd	r24, Y+3	; 0x03
    4aee:	9c 81       	ldd	r25, Y+4	; 0x04
    4af0:	01 97       	sbiw	r24, 0x01	; 1
    4af2:	f1 f7       	brne	.-4      	; 0x4af0 <LCD_Init+0x4ce>
    4af4:	9c 83       	std	Y+4, r25	; 0x04
    4af6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4af8:	8d 81       	ldd	r24, Y+5	; 0x05
    4afa:	9e 81       	ldd	r25, Y+6	; 0x06
    4afc:	01 97       	sbiw	r24, 0x01	; 1
    4afe:	9e 83       	std	Y+6, r25	; 0x06
    4b00:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b02:	8d 81       	ldd	r24, Y+5	; 0x05
    4b04:	9e 81       	ldd	r25, Y+6	; 0x06
    4b06:	00 97       	sbiw	r24, 0x00	; 0
    4b08:	69 f7       	brne	.-38     	; 0x4ae4 <LCD_Init+0x4c2>
    4b0a:	14 c0       	rjmp	.+40     	; 0x4b34 <LCD_Init+0x512>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b0c:	6f 81       	ldd	r22, Y+7	; 0x07
    4b0e:	78 85       	ldd	r23, Y+8	; 0x08
    4b10:	89 85       	ldd	r24, Y+9	; 0x09
    4b12:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b18:	dc 01       	movw	r26, r24
    4b1a:	cb 01       	movw	r24, r22
    4b1c:	9e 83       	std	Y+6, r25	; 0x06
    4b1e:	8d 83       	std	Y+5, r24	; 0x05
    4b20:	8d 81       	ldd	r24, Y+5	; 0x05
    4b22:	9e 81       	ldd	r25, Y+6	; 0x06
    4b24:	9a 83       	std	Y+2, r25	; 0x02
    4b26:	89 83       	std	Y+1, r24	; 0x01
    4b28:	89 81       	ldd	r24, Y+1	; 0x01
    4b2a:	9a 81       	ldd	r25, Y+2	; 0x02
    4b2c:	01 97       	sbiw	r24, 0x01	; 1
    4b2e:	f1 f7       	brne	.-4      	; 0x4b2c <LCD_Init+0x50a>
    4b30:	9a 83       	std	Y+2, r25	; 0x02
    4b32:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);
	LCD_WriteCommand(0x06);
    4b34:	86 e0       	ldi	r24, 0x06	; 6
    4b36:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
	LCD_WriteCommand(0x80);
    4b3a:	80 e8       	ldi	r24, 0x80	; 128
    4b3c:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
}
    4b40:	ca 5b       	subi	r28, 0xBA	; 186
    4b42:	df 4f       	sbci	r29, 0xFF	; 255
    4b44:	0f b6       	in	r0, 0x3f	; 63
    4b46:	f8 94       	cli
    4b48:	de bf       	out	0x3e, r29	; 62
    4b4a:	0f be       	out	0x3f, r0	; 63
    4b4c:	cd bf       	out	0x3d, r28	; 61
    4b4e:	cf 91       	pop	r28
    4b50:	df 91       	pop	r29
    4b52:	1f 91       	pop	r17
    4b54:	0f 91       	pop	r16
    4b56:	08 95       	ret

00004b58 <LCD_WriteChar>:
#endif

/*************************** service functions*****************************************************/
void LCD_WriteChar(uint8 character)
{
    4b58:	df 93       	push	r29
    4b5a:	cf 93       	push	r28
    4b5c:	0f 92       	push	r0
    4b5e:	cd b7       	in	r28, 0x3d	; 61
    4b60:	de b7       	in	r29, 0x3e	; 62
    4b62:	89 83       	std	Y+1, r24	; 0x01
	LCD_WriteData(character);
    4b64:	89 81       	ldd	r24, Y+1	; 0x01
    4b66:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
}
    4b6a:	0f 90       	pop	r0
    4b6c:	cf 91       	pop	r28
    4b6e:	df 91       	pop	r29
    4b70:	08 95       	ret

00004b72 <LCD_WriteSentence>:



void LCD_WriteSentence(uint8 *PtrSentance)//"ahmed0"
{
    4b72:	df 93       	push	r29
    4b74:	cf 93       	push	r28
    4b76:	00 d0       	rcall	.+0      	; 0x4b78 <LCD_WriteSentence+0x6>
    4b78:	0f 92       	push	r0
    4b7a:	cd b7       	in	r28, 0x3d	; 61
    4b7c:	de b7       	in	r29, 0x3e	; 62
    4b7e:	9b 83       	std	Y+3, r25	; 0x03
    4b80:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    4b82:	19 82       	std	Y+1, r1	; 0x01
    4b84:	0e c0       	rjmp	.+28     	; 0x4ba2 <LCD_WriteSentence+0x30>
	while(PtrSentance[i])
	{
		LCD_WriteData(PtrSentance[i]);
    4b86:	89 81       	ldd	r24, Y+1	; 0x01
    4b88:	28 2f       	mov	r18, r24
    4b8a:	30 e0       	ldi	r19, 0x00	; 0
    4b8c:	8a 81       	ldd	r24, Y+2	; 0x02
    4b8e:	9b 81       	ldd	r25, Y+3	; 0x03
    4b90:	fc 01       	movw	r30, r24
    4b92:	e2 0f       	add	r30, r18
    4b94:	f3 1f       	adc	r31, r19
    4b96:	80 81       	ld	r24, Z
    4b98:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
		i++;
    4b9c:	89 81       	ldd	r24, Y+1	; 0x01
    4b9e:	8f 5f       	subi	r24, 0xFF	; 255
    4ba0:	89 83       	std	Y+1, r24	; 0x01


void LCD_WriteSentence(uint8 *PtrSentance)//"ahmed0"
{
	uint8 i=0;
	while(PtrSentance[i])
    4ba2:	89 81       	ldd	r24, Y+1	; 0x01
    4ba4:	28 2f       	mov	r18, r24
    4ba6:	30 e0       	ldi	r19, 0x00	; 0
    4ba8:	8a 81       	ldd	r24, Y+2	; 0x02
    4baa:	9b 81       	ldd	r25, Y+3	; 0x03
    4bac:	fc 01       	movw	r30, r24
    4bae:	e2 0f       	add	r30, r18
    4bb0:	f3 1f       	adc	r31, r19
    4bb2:	80 81       	ld	r24, Z
    4bb4:	88 23       	and	r24, r24
    4bb6:	39 f7       	brne	.-50     	; 0x4b86 <LCD_WriteSentence+0x14>
	{
		LCD_WriteData(PtrSentance[i]);
		i++;
	}
}
    4bb8:	0f 90       	pop	r0
    4bba:	0f 90       	pop	r0
    4bbc:	0f 90       	pop	r0
    4bbe:	cf 91       	pop	r28
    4bc0:	df 91       	pop	r29
    4bc2:	08 95       	ret

00004bc4 <LCD_GoTo>:
void LCD_GoTo(uint8 Line, uint8 x)// 0 1
{
    4bc4:	df 93       	push	r29
    4bc6:	cf 93       	push	r28
    4bc8:	00 d0       	rcall	.+0      	; 0x4bca <LCD_GoTo+0x6>
    4bca:	cd b7       	in	r28, 0x3d	; 61
    4bcc:	de b7       	in	r29, 0x3e	; 62
    4bce:	89 83       	std	Y+1, r24	; 0x01
    4bd0:	6a 83       	std	Y+2, r22	; 0x02
	if(0 == Line)
    4bd2:	89 81       	ldd	r24, Y+1	; 0x01
    4bd4:	88 23       	and	r24, r24
    4bd6:	41 f4       	brne	.+16     	; 0x4be8 <LCD_GoTo+0x24>
	{
		if ( x <=15)
    4bd8:	8a 81       	ldd	r24, Y+2	; 0x02
    4bda:	80 31       	cpi	r24, 0x10	; 16
    4bdc:	78 f4       	brcc	.+30     	; 0x4bfc <LCD_GoTo+0x38>
		{
			LCD_WriteCommand(0x80 + x);
    4bde:	8a 81       	ldd	r24, Y+2	; 0x02
    4be0:	80 58       	subi	r24, 0x80	; 128
    4be2:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
    4be6:	0a c0       	rjmp	.+20     	; 0x4bfc <LCD_GoTo+0x38>
		}
	}
	else if (1 == Line)
    4be8:	89 81       	ldd	r24, Y+1	; 0x01
    4bea:	81 30       	cpi	r24, 0x01	; 1
    4bec:	39 f4       	brne	.+14     	; 0x4bfc <LCD_GoTo+0x38>
	{
		if ( x <=15)
    4bee:	8a 81       	ldd	r24, Y+2	; 0x02
    4bf0:	80 31       	cpi	r24, 0x10	; 16
    4bf2:	20 f4       	brcc	.+8      	; 0x4bfc <LCD_GoTo+0x38>
		{
			LCD_WriteCommand(0xC0 + x);
    4bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    4bf6:	80 54       	subi	r24, 0x40	; 64
    4bf8:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
		}
	}
}
    4bfc:	0f 90       	pop	r0
    4bfe:	0f 90       	pop	r0
    4c00:	cf 91       	pop	r28
    4c02:	df 91       	pop	r29
    4c04:	08 95       	ret

00004c06 <LCD_WriteNumber>:


void LCD_WriteNumber(uint32 Number)
{
    4c06:	0f 93       	push	r16
    4c08:	1f 93       	push	r17
    4c0a:	df 93       	push	r29
    4c0c:	cf 93       	push	r28
    4c0e:	cd b7       	in	r28, 0x3d	; 61
    4c10:	de b7       	in	r29, 0x3e	; 62
    4c12:	60 97       	sbiw	r28, 0x10	; 16
    4c14:	0f b6       	in	r0, 0x3f	; 63
    4c16:	f8 94       	cli
    4c18:	de bf       	out	0x3e, r29	; 62
    4c1a:	0f be       	out	0x3f, r0	; 63
    4c1c:	cd bf       	out	0x3d, r28	; 61
    4c1e:	6d 87       	std	Y+13, r22	; 0x0d
    4c20:	7e 87       	std	Y+14, r23	; 0x0e
    4c22:	8f 87       	std	Y+15, r24	; 0x0f
    4c24:	98 8b       	std	Y+16, r25	; 0x10
	uint8 i=0,arr[10],j;
    4c26:	1a 82       	std	Y+2, r1	; 0x02
	if(Number==0)
    4c28:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c2a:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c2c:	af 85       	ldd	r26, Y+15	; 0x0f
    4c2e:	b8 89       	ldd	r27, Y+16	; 0x10
    4c30:	00 97       	sbiw	r24, 0x00	; 0
    4c32:	a1 05       	cpc	r26, r1
    4c34:	b1 05       	cpc	r27, r1
    4c36:	91 f5       	brne	.+100    	; 0x4c9c <LCD_WriteNumber+0x96>
	LCD_WriteData('0');
    4c38:	80 e3       	ldi	r24, 0x30	; 48
    4c3a:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
    4c3e:	4d c0       	rjmp	.+154    	; 0x4cda <LCD_WriteNumber+0xd4>
	else{
			while(Number)
			{
				arr[i]=Number%10+'0';
    4c40:	8a 81       	ldd	r24, Y+2	; 0x02
    4c42:	08 2f       	mov	r16, r24
    4c44:	10 e0       	ldi	r17, 0x00	; 0
    4c46:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c48:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c4a:	af 85       	ldd	r26, Y+15	; 0x0f
    4c4c:	b8 89       	ldd	r27, Y+16	; 0x10
    4c4e:	2a e0       	ldi	r18, 0x0A	; 10
    4c50:	30 e0       	ldi	r19, 0x00	; 0
    4c52:	40 e0       	ldi	r20, 0x00	; 0
    4c54:	50 e0       	ldi	r21, 0x00	; 0
    4c56:	bc 01       	movw	r22, r24
    4c58:	cd 01       	movw	r24, r26
    4c5a:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    4c5e:	dc 01       	movw	r26, r24
    4c60:	cb 01       	movw	r24, r22
    4c62:	28 2f       	mov	r18, r24
    4c64:	20 5d       	subi	r18, 0xD0	; 208
    4c66:	ce 01       	movw	r24, r28
    4c68:	03 96       	adiw	r24, 0x03	; 3
    4c6a:	fc 01       	movw	r30, r24
    4c6c:	e0 0f       	add	r30, r16
    4c6e:	f1 1f       	adc	r31, r17
    4c70:	20 83       	st	Z, r18
				Number/=10;
    4c72:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c74:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c76:	af 85       	ldd	r26, Y+15	; 0x0f
    4c78:	b8 89       	ldd	r27, Y+16	; 0x10
    4c7a:	2a e0       	ldi	r18, 0x0A	; 10
    4c7c:	30 e0       	ldi	r19, 0x00	; 0
    4c7e:	40 e0       	ldi	r20, 0x00	; 0
    4c80:	50 e0       	ldi	r21, 0x00	; 0
    4c82:	bc 01       	movw	r22, r24
    4c84:	cd 01       	movw	r24, r26
    4c86:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    4c8a:	da 01       	movw	r26, r20
    4c8c:	c9 01       	movw	r24, r18
    4c8e:	8d 87       	std	Y+13, r24	; 0x0d
    4c90:	9e 87       	std	Y+14, r25	; 0x0e
    4c92:	af 87       	std	Y+15, r26	; 0x0f
    4c94:	b8 8b       	std	Y+16, r27	; 0x10
				i++;
    4c96:	8a 81       	ldd	r24, Y+2	; 0x02
    4c98:	8f 5f       	subi	r24, 0xFF	; 255
    4c9a:	8a 83       	std	Y+2, r24	; 0x02
{
	uint8 i=0,arr[10],j;
	if(Number==0)
	LCD_WriteData('0');
	else{
			while(Number)
    4c9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ca0:	af 85       	ldd	r26, Y+15	; 0x0f
    4ca2:	b8 89       	ldd	r27, Y+16	; 0x10
    4ca4:	00 97       	sbiw	r24, 0x00	; 0
    4ca6:	a1 05       	cpc	r26, r1
    4ca8:	b1 05       	cpc	r27, r1
    4caa:	51 f6       	brne	.-108    	; 0x4c40 <LCD_WriteNumber+0x3a>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    4cac:	8a 81       	ldd	r24, Y+2	; 0x02
    4cae:	89 83       	std	Y+1, r24	; 0x01
    4cb0:	11 c0       	rjmp	.+34     	; 0x4cd4 <LCD_WriteNumber+0xce>
			{
				LCD_WriteData(arr[j-1]);
    4cb2:	89 81       	ldd	r24, Y+1	; 0x01
    4cb4:	88 2f       	mov	r24, r24
    4cb6:	90 e0       	ldi	r25, 0x00	; 0
    4cb8:	9c 01       	movw	r18, r24
    4cba:	21 50       	subi	r18, 0x01	; 1
    4cbc:	30 40       	sbci	r19, 0x00	; 0
    4cbe:	ce 01       	movw	r24, r28
    4cc0:	03 96       	adiw	r24, 0x03	; 3
    4cc2:	fc 01       	movw	r30, r24
    4cc4:	e2 0f       	add	r30, r18
    4cc6:	f3 1f       	adc	r31, r19
    4cc8:	80 81       	ld	r24, Z
    4cca:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    4cce:	89 81       	ldd	r24, Y+1	; 0x01
    4cd0:	81 50       	subi	r24, 0x01	; 1
    4cd2:	89 83       	std	Y+1, r24	; 0x01
    4cd4:	89 81       	ldd	r24, Y+1	; 0x01
    4cd6:	88 23       	and	r24, r24
    4cd8:	61 f7       	brne	.-40     	; 0x4cb2 <LCD_WriteNumber+0xac>
			{
				LCD_WriteData(arr[j-1]);
			}
	   }
}
    4cda:	60 96       	adiw	r28, 0x10	; 16
    4cdc:	0f b6       	in	r0, 0x3f	; 63
    4cde:	f8 94       	cli
    4ce0:	de bf       	out	0x3e, r29	; 62
    4ce2:	0f be       	out	0x3f, r0	; 63
    4ce4:	cd bf       	out	0x3d, r28	; 61
    4ce6:	cf 91       	pop	r28
    4ce8:	df 91       	pop	r29
    4cea:	1f 91       	pop	r17
    4cec:	0f 91       	pop	r16
    4cee:	08 95       	ret

00004cf0 <LCD_WriteNumber2>:
void LCD_WriteNumber2(uint16 Number)
{
    4cf0:	df 93       	push	r29
    4cf2:	cf 93       	push	r28
    4cf4:	00 d0       	rcall	.+0      	; 0x4cf6 <LCD_WriteNumber2+0x6>
    4cf6:	cd b7       	in	r28, 0x3d	; 61
    4cf8:	de b7       	in	r29, 0x3e	; 62
    4cfa:	9a 83       	std	Y+2, r25	; 0x02
    4cfc:	89 83       	std	Y+1, r24	; 0x01
	LCD_WriteData(Number%10000/1000+'0');
    4cfe:	89 81       	ldd	r24, Y+1	; 0x01
    4d00:	9a 81       	ldd	r25, Y+2	; 0x02
    4d02:	20 e1       	ldi	r18, 0x10	; 16
    4d04:	37 e2       	ldi	r19, 0x27	; 39
    4d06:	b9 01       	movw	r22, r18
    4d08:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d0c:	28 ee       	ldi	r18, 0xE8	; 232
    4d0e:	33 e0       	ldi	r19, 0x03	; 3
    4d10:	b9 01       	movw	r22, r18
    4d12:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d16:	cb 01       	movw	r24, r22
    4d18:	80 5d       	subi	r24, 0xD0	; 208
    4d1a:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
	LCD_WriteData(Number%1000/100+'0');
    4d1e:	89 81       	ldd	r24, Y+1	; 0x01
    4d20:	9a 81       	ldd	r25, Y+2	; 0x02
    4d22:	28 ee       	ldi	r18, 0xE8	; 232
    4d24:	33 e0       	ldi	r19, 0x03	; 3
    4d26:	b9 01       	movw	r22, r18
    4d28:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d2c:	24 e6       	ldi	r18, 0x64	; 100
    4d2e:	30 e0       	ldi	r19, 0x00	; 0
    4d30:	b9 01       	movw	r22, r18
    4d32:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d36:	cb 01       	movw	r24, r22
    4d38:	80 5d       	subi	r24, 0xD0	; 208
    4d3a:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
	LCD_WriteData(Number%100/10+'0');
    4d3e:	89 81       	ldd	r24, Y+1	; 0x01
    4d40:	9a 81       	ldd	r25, Y+2	; 0x02
    4d42:	24 e6       	ldi	r18, 0x64	; 100
    4d44:	30 e0       	ldi	r19, 0x00	; 0
    4d46:	b9 01       	movw	r22, r18
    4d48:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d4c:	2a e0       	ldi	r18, 0x0A	; 10
    4d4e:	30 e0       	ldi	r19, 0x00	; 0
    4d50:	b9 01       	movw	r22, r18
    4d52:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d56:	cb 01       	movw	r24, r22
    4d58:	80 5d       	subi	r24, 0xD0	; 208
    4d5a:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
	LCD_WriteData(Number%10/1+'0');
    4d5e:	89 81       	ldd	r24, Y+1	; 0x01
    4d60:	9a 81       	ldd	r25, Y+2	; 0x02
    4d62:	2a e0       	ldi	r18, 0x0A	; 10
    4d64:	30 e0       	ldi	r19, 0x00	; 0
    4d66:	b9 01       	movw	r22, r18
    4d68:	0e 94 0e 28 	call	0x501c	; 0x501c <__udivmodhi4>
    4d6c:	80 5d       	subi	r24, 0xD0	; 208
    4d6e:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
}
    4d72:	0f 90       	pop	r0
    4d74:	0f 90       	pop	r0
    4d76:	cf 91       	pop	r28
    4d78:	df 91       	pop	r29
    4d7a:	08 95       	ret

00004d7c <convert_data>:
uint8 *convert_data(uint32 val)
{
    4d7c:	0f 93       	push	r16
    4d7e:	1f 93       	push	r17
    4d80:	df 93       	push	r29
    4d82:	cf 93       	push	r28
    4d84:	00 d0       	rcall	.+0      	; 0x4d86 <convert_data+0xa>
    4d86:	00 d0       	rcall	.+0      	; 0x4d88 <convert_data+0xc>
    4d88:	0f 92       	push	r0
    4d8a:	cd b7       	in	r28, 0x3d	; 61
    4d8c:	de b7       	in	r29, 0x3e	; 62
    4d8e:	6a 83       	std	Y+2, r22	; 0x02
    4d90:	7b 83       	std	Y+3, r23	; 0x03
    4d92:	8c 83       	std	Y+4, r24	; 0x04
    4d94:	9d 83       	std	Y+5, r25	; 0x05
	uint8 i=0;
    4d96:	19 82       	std	Y+1, r1	; 0x01
	static uint8 arr[10]={0};
	if(val==0)
    4d98:	8a 81       	ldd	r24, Y+2	; 0x02
    4d9a:	9b 81       	ldd	r25, Y+3	; 0x03
    4d9c:	ac 81       	ldd	r26, Y+4	; 0x04
    4d9e:	bd 81       	ldd	r27, Y+5	; 0x05
    4da0:	00 97       	sbiw	r24, 0x00	; 0
    4da2:	a1 05       	cpc	r26, r1
    4da4:	b1 05       	cpc	r27, r1
    4da6:	c9 f5       	brne	.+114    	; 0x4e1a <convert_data+0x9e>
	{arr[i]='0';}
    4da8:	89 81       	ldd	r24, Y+1	; 0x01
    4daa:	88 2f       	mov	r24, r24
    4dac:	90 e0       	ldi	r25, 0x00	; 0
    4dae:	fc 01       	movw	r30, r24
    4db0:	ee 51       	subi	r30, 0x1E	; 30
    4db2:	fe 4f       	sbci	r31, 0xFE	; 254
    4db4:	80 e3       	ldi	r24, 0x30	; 48
    4db6:	80 83       	st	Z, r24
    4db8:	38 c0       	rjmp	.+112    	; 0x4e2a <convert_data+0xae>
	else{
		while(val)//123
		{
			arr[8-i]=val%10+'0';
    4dba:	89 81       	ldd	r24, Y+1	; 0x01
    4dbc:	28 2f       	mov	r18, r24
    4dbe:	30 e0       	ldi	r19, 0x00	; 0
    4dc0:	88 e0       	ldi	r24, 0x08	; 8
    4dc2:	90 e0       	ldi	r25, 0x00	; 0
    4dc4:	8c 01       	movw	r16, r24
    4dc6:	02 1b       	sub	r16, r18
    4dc8:	13 0b       	sbc	r17, r19
    4dca:	8a 81       	ldd	r24, Y+2	; 0x02
    4dcc:	9b 81       	ldd	r25, Y+3	; 0x03
    4dce:	ac 81       	ldd	r26, Y+4	; 0x04
    4dd0:	bd 81       	ldd	r27, Y+5	; 0x05
    4dd2:	2a e0       	ldi	r18, 0x0A	; 10
    4dd4:	30 e0       	ldi	r19, 0x00	; 0
    4dd6:	40 e0       	ldi	r20, 0x00	; 0
    4dd8:	50 e0       	ldi	r21, 0x00	; 0
    4dda:	bc 01       	movw	r22, r24
    4ddc:	cd 01       	movw	r24, r26
    4dde:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    4de2:	dc 01       	movw	r26, r24
    4de4:	cb 01       	movw	r24, r22
    4de6:	80 5d       	subi	r24, 0xD0	; 208
    4de8:	f8 01       	movw	r30, r16
    4dea:	ee 51       	subi	r30, 0x1E	; 30
    4dec:	fe 4f       	sbci	r31, 0xFE	; 254
    4dee:	80 83       	st	Z, r24
			val/=10;
    4df0:	8a 81       	ldd	r24, Y+2	; 0x02
    4df2:	9b 81       	ldd	r25, Y+3	; 0x03
    4df4:	ac 81       	ldd	r26, Y+4	; 0x04
    4df6:	bd 81       	ldd	r27, Y+5	; 0x05
    4df8:	2a e0       	ldi	r18, 0x0A	; 10
    4dfa:	30 e0       	ldi	r19, 0x00	; 0
    4dfc:	40 e0       	ldi	r20, 0x00	; 0
    4dfe:	50 e0       	ldi	r21, 0x00	; 0
    4e00:	bc 01       	movw	r22, r24
    4e02:	cd 01       	movw	r24, r26
    4e04:	0e 94 35 28 	call	0x506a	; 0x506a <__udivmodsi4>
    4e08:	da 01       	movw	r26, r20
    4e0a:	c9 01       	movw	r24, r18
    4e0c:	8a 83       	std	Y+2, r24	; 0x02
    4e0e:	9b 83       	std	Y+3, r25	; 0x03
    4e10:	ac 83       	std	Y+4, r26	; 0x04
    4e12:	bd 83       	std	Y+5, r27	; 0x05
			i++;
    4e14:	89 81       	ldd	r24, Y+1	; 0x01
    4e16:	8f 5f       	subi	r24, 0xFF	; 255
    4e18:	89 83       	std	Y+1, r24	; 0x01
	uint8 i=0;
	static uint8 arr[10]={0};
	if(val==0)
	{arr[i]='0';}
	else{
		while(val)//123
    4e1a:	8a 81       	ldd	r24, Y+2	; 0x02
    4e1c:	9b 81       	ldd	r25, Y+3	; 0x03
    4e1e:	ac 81       	ldd	r26, Y+4	; 0x04
    4e20:	bd 81       	ldd	r27, Y+5	; 0x05
    4e22:	00 97       	sbiw	r24, 0x00	; 0
    4e24:	a1 05       	cpc	r26, r1
    4e26:	b1 05       	cpc	r27, r1
    4e28:	41 f6       	brne	.-112    	; 0x4dba <convert_data+0x3e>
			arr[8-i]=val%10+'0';
			val/=10;
			i++;
		}
	}	
	return &arr[8-i+1];
    4e2a:	89 81       	ldd	r24, Y+1	; 0x01
    4e2c:	28 2f       	mov	r18, r24
    4e2e:	30 e0       	ldi	r19, 0x00	; 0
    4e30:	89 e0       	ldi	r24, 0x09	; 9
    4e32:	90 e0       	ldi	r25, 0x00	; 0
    4e34:	82 1b       	sub	r24, r18
    4e36:	93 0b       	sbc	r25, r19
    4e38:	8e 51       	subi	r24, 0x1E	; 30
    4e3a:	9e 4f       	sbci	r25, 0xFE	; 254
}
    4e3c:	0f 90       	pop	r0
    4e3e:	0f 90       	pop	r0
    4e40:	0f 90       	pop	r0
    4e42:	0f 90       	pop	r0
    4e44:	0f 90       	pop	r0
    4e46:	cf 91       	pop	r28
    4e48:	df 91       	pop	r29
    4e4a:	1f 91       	pop	r17
    4e4c:	0f 91       	pop	r16
    4e4e:	08 95       	ret

00004e50 <str_to_int>:
 uint32 str_to_int(uint8*ptr)
 {
    4e50:	ef 92       	push	r14
    4e52:	ff 92       	push	r15
    4e54:	0f 93       	push	r16
    4e56:	1f 93       	push	r17
    4e58:	df 93       	push	r29
    4e5a:	cf 93       	push	r28
    4e5c:	cd b7       	in	r28, 0x3d	; 61
    4e5e:	de b7       	in	r29, 0x3e	; 62
    4e60:	28 97       	sbiw	r28, 0x08	; 8
    4e62:	0f b6       	in	r0, 0x3f	; 63
    4e64:	f8 94       	cli
    4e66:	de bf       	out	0x3e, r29	; 62
    4e68:	0f be       	out	0x3f, r0	; 63
    4e6a:	cd bf       	out	0x3d, r28	; 61
    4e6c:	98 87       	std	Y+8, r25	; 0x08
    4e6e:	8f 83       	std	Y+7, r24	; 0x07
	 uint32 number=0;
    4e70:	1b 82       	std	Y+3, r1	; 0x03
    4e72:	1c 82       	std	Y+4, r1	; 0x04
    4e74:	1d 82       	std	Y+5, r1	; 0x05
    4e76:	1e 82       	std	Y+6, r1	; 0x06
	 for(uint16 i=0;i<strlen((char*)ptr);i++)
    4e78:	1a 82       	std	Y+2, r1	; 0x02
    4e7a:	19 82       	std	Y+1, r1	; 0x01
    4e7c:	2b c0       	rjmp	.+86     	; 0x4ed4 <str_to_int+0x84>
	 {
		 number=(ptr[i]-48)+number*10;
    4e7e:	2f 81       	ldd	r18, Y+7	; 0x07
    4e80:	38 85       	ldd	r19, Y+8	; 0x08
    4e82:	89 81       	ldd	r24, Y+1	; 0x01
    4e84:	9a 81       	ldd	r25, Y+2	; 0x02
    4e86:	f9 01       	movw	r30, r18
    4e88:	e8 0f       	add	r30, r24
    4e8a:	f9 1f       	adc	r31, r25
    4e8c:	80 81       	ld	r24, Z
    4e8e:	88 2f       	mov	r24, r24
    4e90:	90 e0       	ldi	r25, 0x00	; 0
    4e92:	c0 97       	sbiw	r24, 0x30	; 48
    4e94:	7c 01       	movw	r14, r24
    4e96:	00 27       	eor	r16, r16
    4e98:	f7 fc       	sbrc	r15, 7
    4e9a:	00 95       	com	r16
    4e9c:	10 2f       	mov	r17, r16
    4e9e:	8b 81       	ldd	r24, Y+3	; 0x03
    4ea0:	9c 81       	ldd	r25, Y+4	; 0x04
    4ea2:	ad 81       	ldd	r26, Y+5	; 0x05
    4ea4:	be 81       	ldd	r27, Y+6	; 0x06
    4ea6:	2a e0       	ldi	r18, 0x0A	; 10
    4ea8:	30 e0       	ldi	r19, 0x00	; 0
    4eaa:	40 e0       	ldi	r20, 0x00	; 0
    4eac:	50 e0       	ldi	r21, 0x00	; 0
    4eae:	bc 01       	movw	r22, r24
    4eb0:	cd 01       	movw	r24, r26
    4eb2:	0e 94 ef 27 	call	0x4fde	; 0x4fde <__mulsi3>
    4eb6:	dc 01       	movw	r26, r24
    4eb8:	cb 01       	movw	r24, r22
    4eba:	8e 0d       	add	r24, r14
    4ebc:	9f 1d       	adc	r25, r15
    4ebe:	a0 1f       	adc	r26, r16
    4ec0:	b1 1f       	adc	r27, r17
    4ec2:	8b 83       	std	Y+3, r24	; 0x03
    4ec4:	9c 83       	std	Y+4, r25	; 0x04
    4ec6:	ad 83       	std	Y+5, r26	; 0x05
    4ec8:	be 83       	std	Y+6, r27	; 0x06
	return &arr[8-i+1];
}
 uint32 str_to_int(uint8*ptr)
 {
	 uint32 number=0;
	 for(uint16 i=0;i<strlen((char*)ptr);i++)
    4eca:	89 81       	ldd	r24, Y+1	; 0x01
    4ecc:	9a 81       	ldd	r25, Y+2	; 0x02
    4ece:	01 96       	adiw	r24, 0x01	; 1
    4ed0:	9a 83       	std	Y+2, r25	; 0x02
    4ed2:	89 83       	std	Y+1, r24	; 0x01
    4ed4:	8f 81       	ldd	r24, Y+7	; 0x07
    4ed6:	98 85       	ldd	r25, Y+8	; 0x08
    4ed8:	0e 94 9e 28 	call	0x513c	; 0x513c <strlen>
    4edc:	9c 01       	movw	r18, r24
    4ede:	89 81       	ldd	r24, Y+1	; 0x01
    4ee0:	9a 81       	ldd	r25, Y+2	; 0x02
    4ee2:	82 17       	cp	r24, r18
    4ee4:	93 07       	cpc	r25, r19
    4ee6:	58 f2       	brcs	.-106    	; 0x4e7e <str_to_int+0x2e>
	 {
		 number=(ptr[i]-48)+number*10;
		 
	 }
	 return number;
    4ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    4eea:	9c 81       	ldd	r25, Y+4	; 0x04
    4eec:	ad 81       	ldd	r26, Y+5	; 0x05
    4eee:	be 81       	ldd	r27, Y+6	; 0x06
 }
    4ef0:	bc 01       	movw	r22, r24
    4ef2:	cd 01       	movw	r24, r26
    4ef4:	28 96       	adiw	r28, 0x08	; 8
    4ef6:	0f b6       	in	r0, 0x3f	; 63
    4ef8:	f8 94       	cli
    4efa:	de bf       	out	0x3e, r29	; 62
    4efc:	0f be       	out	0x3f, r0	; 63
    4efe:	cd bf       	out	0x3d, r28	; 61
    4f00:	cf 91       	pop	r28
    4f02:	df 91       	pop	r29
    4f04:	1f 91       	pop	r17
    4f06:	0f 91       	pop	r16
    4f08:	ff 90       	pop	r15
    4f0a:	ef 90       	pop	r14
    4f0c:	08 95       	ret

00004f0e <Create_Character>:
void Create_Character(uint8 *Pattern,uint8 Location) {
    4f0e:	df 93       	push	r29
    4f10:	cf 93       	push	r28
    4f12:	00 d0       	rcall	.+0      	; 0x4f14 <Create_Character+0x6>
    4f14:	00 d0       	rcall	.+0      	; 0x4f16 <Create_Character+0x8>
    4f16:	cd b7       	in	r28, 0x3d	; 61
    4f18:	de b7       	in	r29, 0x3e	; 62
    4f1a:	9b 83       	std	Y+3, r25	; 0x03
    4f1c:	8a 83       	std	Y+2, r24	; 0x02
    4f1e:	6c 83       	std	Y+4, r22	; 0x04

	uint8 iLoop=0;
    4f20:	19 82       	std	Y+1, r1	; 0x01

	LCD_WriteCommand(0x40+(Location*8)); //Send the Address of CGRAM
    4f22:	8c 81       	ldd	r24, Y+4	; 0x04
    4f24:	88 2f       	mov	r24, r24
    4f26:	90 e0       	ldi	r25, 0x00	; 0
    4f28:	08 96       	adiw	r24, 0x08	; 8
    4f2a:	88 0f       	add	r24, r24
    4f2c:	99 1f       	adc	r25, r25
    4f2e:	88 0f       	add	r24, r24
    4f30:	99 1f       	adc	r25, r25
    4f32:	88 0f       	add	r24, r24
    4f34:	99 1f       	adc	r25, r25
    4f36:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>
	for(iLoop=0;iLoop<8;iLoop++)
    4f3a:	19 82       	std	Y+1, r1	; 0x01
    4f3c:	0e c0       	rjmp	.+28     	; 0x4f5a <Create_Character+0x4c>
	LCD_WriteData(Pattern[iLoop]); //Pass the bytes of pattern on LCD
    4f3e:	89 81       	ldd	r24, Y+1	; 0x01
    4f40:	28 2f       	mov	r18, r24
    4f42:	30 e0       	ldi	r19, 0x00	; 0
    4f44:	8a 81       	ldd	r24, Y+2	; 0x02
    4f46:	9b 81       	ldd	r25, Y+3	; 0x03
    4f48:	fc 01       	movw	r30, r24
    4f4a:	e2 0f       	add	r30, r18
    4f4c:	f3 1f       	adc	r31, r19
    4f4e:	80 81       	ld	r24, Z
    4f50:	0e 94 c6 20 	call	0x418c	; 0x418c <LCD_WriteData>
void Create_Character(uint8 *Pattern,uint8 Location) {

	uint8 iLoop=0;

	LCD_WriteCommand(0x40+(Location*8)); //Send the Address of CGRAM
	for(iLoop=0;iLoop<8;iLoop++)
    4f54:	89 81       	ldd	r24, Y+1	; 0x01
    4f56:	8f 5f       	subi	r24, 0xFF	; 255
    4f58:	89 83       	std	Y+1, r24	; 0x01
    4f5a:	89 81       	ldd	r24, Y+1	; 0x01
    4f5c:	88 30       	cpi	r24, 0x08	; 8
    4f5e:	78 f3       	brcs	.-34     	; 0x4f3e <Create_Character+0x30>
	LCD_WriteData(Pattern[iLoop]); //Pass the bytes of pattern on LCD

}
    4f60:	0f 90       	pop	r0
    4f62:	0f 90       	pop	r0
    4f64:	0f 90       	pop	r0
    4f66:	0f 90       	pop	r0
    4f68:	cf 91       	pop	r28
    4f6a:	df 91       	pop	r29
    4f6c:	08 95       	ret

00004f6e <LCD_Clear>:
void LCD_Clear(void)
{
    4f6e:	df 93       	push	r29
    4f70:	cf 93       	push	r28
    4f72:	cd b7       	in	r28, 0x3d	; 61
    4f74:	de b7       	in	r29, 0x3e	; 62

	LCD_WriteCommand(0x01);
    4f76:	81 e0       	ldi	r24, 0x01	; 1
    4f78:	0e 94 7b 1e 	call	0x3cf6	; 0x3cf6 <LCD_WriteCommand>

}
    4f7c:	cf 91       	pop	r28
    4f7e:	df 91       	pop	r29
    4f80:	08 95       	ret

00004f82 <LCD_out>:

	
 void LCD_out(uint8 Line, uint8 x,uint8 *PtrSentance)
{
    4f82:	df 93       	push	r29
    4f84:	cf 93       	push	r28
    4f86:	00 d0       	rcall	.+0      	; 0x4f88 <LCD_out+0x6>
    4f88:	00 d0       	rcall	.+0      	; 0x4f8a <LCD_out+0x8>
    4f8a:	cd b7       	in	r28, 0x3d	; 61
    4f8c:	de b7       	in	r29, 0x3e	; 62
    4f8e:	89 83       	std	Y+1, r24	; 0x01
    4f90:	6a 83       	std	Y+2, r22	; 0x02
    4f92:	5c 83       	std	Y+4, r21	; 0x04
    4f94:	4b 83       	std	Y+3, r20	; 0x03
	LCD_GoTo( Line,  x);
    4f96:	89 81       	ldd	r24, Y+1	; 0x01
    4f98:	6a 81       	ldd	r22, Y+2	; 0x02
    4f9a:	0e 94 e2 25 	call	0x4bc4	; 0x4bc4 <LCD_GoTo>
	LCD_WriteSentence(PtrSentance);
    4f9e:	8b 81       	ldd	r24, Y+3	; 0x03
    4fa0:	9c 81       	ldd	r25, Y+4	; 0x04
    4fa2:	0e 94 b9 25 	call	0x4b72	; 0x4b72 <LCD_WriteSentence>
}
    4fa6:	0f 90       	pop	r0
    4fa8:	0f 90       	pop	r0
    4faa:	0f 90       	pop	r0
    4fac:	0f 90       	pop	r0
    4fae:	cf 91       	pop	r28
    4fb0:	df 91       	pop	r29
    4fb2:	08 95       	ret

00004fb4 <main>:
#include "HAL/03 LCD/LCD.h"
#include "HAL/0AGPRS/GPRS.h"
 uint8 DataOutput[100]={0};

int main()
{
    4fb4:	df 93       	push	r29
    4fb6:	cf 93       	push	r28
    4fb8:	cd b7       	in	r28, 0x3d	; 61
    4fba:	de b7       	in	r29, 0x3e	; 62
	GPRS_init();
    4fbc:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <GPRS_init>
	LCD_Init();
    4fc0:	0e 94 11 23 	call	0x4622	; 0x4622 <LCD_Init>

	LCD_WriteSentence(GPRS_GetIPInit());//takes 16 second
    4fc4:	0e 94 b7 17 	call	0x2f6e	; 0x2f6e <GPRS_GetIPInit>
    4fc8:	0e 94 b9 25 	call	0x4b72	; 0x4b72 <LCD_WriteSentence>

	extern int jcount;
	jcount=0;
    4fcc:	10 92 c2 01 	sts	0x01C2, r1
    4fd0:	10 92 c1 01 	sts	0x01C1, r1
	//LCD_WriteNumber(jcount);
	//GPRS_SentMessage("01112932885","Moatasem is Genius");
	//GPRS_CallDial("01112932885");
	while(1)
	{
		jcount=0;
    4fd4:	10 92 c2 01 	sts	0x01C2, r1
    4fd8:	10 92 c1 01 	sts	0x01C1, r1
    4fdc:	fb cf       	rjmp	.-10     	; 0x4fd4 <main+0x20>

00004fde <__mulsi3>:
    4fde:	62 9f       	mul	r22, r18
    4fe0:	d0 01       	movw	r26, r0
    4fe2:	73 9f       	mul	r23, r19
    4fe4:	f0 01       	movw	r30, r0
    4fe6:	82 9f       	mul	r24, r18
    4fe8:	e0 0d       	add	r30, r0
    4fea:	f1 1d       	adc	r31, r1
    4fec:	64 9f       	mul	r22, r20
    4fee:	e0 0d       	add	r30, r0
    4ff0:	f1 1d       	adc	r31, r1
    4ff2:	92 9f       	mul	r25, r18
    4ff4:	f0 0d       	add	r31, r0
    4ff6:	83 9f       	mul	r24, r19
    4ff8:	f0 0d       	add	r31, r0
    4ffa:	74 9f       	mul	r23, r20
    4ffc:	f0 0d       	add	r31, r0
    4ffe:	65 9f       	mul	r22, r21
    5000:	f0 0d       	add	r31, r0
    5002:	99 27       	eor	r25, r25
    5004:	72 9f       	mul	r23, r18
    5006:	b0 0d       	add	r27, r0
    5008:	e1 1d       	adc	r30, r1
    500a:	f9 1f       	adc	r31, r25
    500c:	63 9f       	mul	r22, r19
    500e:	b0 0d       	add	r27, r0
    5010:	e1 1d       	adc	r30, r1
    5012:	f9 1f       	adc	r31, r25
    5014:	bd 01       	movw	r22, r26
    5016:	cf 01       	movw	r24, r30
    5018:	11 24       	eor	r1, r1
    501a:	08 95       	ret

0000501c <__udivmodhi4>:
    501c:	aa 1b       	sub	r26, r26
    501e:	bb 1b       	sub	r27, r27
    5020:	51 e1       	ldi	r21, 0x11	; 17
    5022:	07 c0       	rjmp	.+14     	; 0x5032 <__udivmodhi4_ep>

00005024 <__udivmodhi4_loop>:
    5024:	aa 1f       	adc	r26, r26
    5026:	bb 1f       	adc	r27, r27
    5028:	a6 17       	cp	r26, r22
    502a:	b7 07       	cpc	r27, r23
    502c:	10 f0       	brcs	.+4      	; 0x5032 <__udivmodhi4_ep>
    502e:	a6 1b       	sub	r26, r22
    5030:	b7 0b       	sbc	r27, r23

00005032 <__udivmodhi4_ep>:
    5032:	88 1f       	adc	r24, r24
    5034:	99 1f       	adc	r25, r25
    5036:	5a 95       	dec	r21
    5038:	a9 f7       	brne	.-22     	; 0x5024 <__udivmodhi4_loop>
    503a:	80 95       	com	r24
    503c:	90 95       	com	r25
    503e:	bc 01       	movw	r22, r24
    5040:	cd 01       	movw	r24, r26
    5042:	08 95       	ret

00005044 <__divmodhi4>:
    5044:	97 fb       	bst	r25, 7
    5046:	09 2e       	mov	r0, r25
    5048:	07 26       	eor	r0, r23
    504a:	0a d0       	rcall	.+20     	; 0x5060 <__divmodhi4_neg1>
    504c:	77 fd       	sbrc	r23, 7
    504e:	04 d0       	rcall	.+8      	; 0x5058 <__divmodhi4_neg2>
    5050:	e5 df       	rcall	.-54     	; 0x501c <__udivmodhi4>
    5052:	06 d0       	rcall	.+12     	; 0x5060 <__divmodhi4_neg1>
    5054:	00 20       	and	r0, r0
    5056:	1a f4       	brpl	.+6      	; 0x505e <__divmodhi4_exit>

00005058 <__divmodhi4_neg2>:
    5058:	70 95       	com	r23
    505a:	61 95       	neg	r22
    505c:	7f 4f       	sbci	r23, 0xFF	; 255

0000505e <__divmodhi4_exit>:
    505e:	08 95       	ret

00005060 <__divmodhi4_neg1>:
    5060:	f6 f7       	brtc	.-4      	; 0x505e <__divmodhi4_exit>
    5062:	90 95       	com	r25
    5064:	81 95       	neg	r24
    5066:	9f 4f       	sbci	r25, 0xFF	; 255
    5068:	08 95       	ret

0000506a <__udivmodsi4>:
    506a:	a1 e2       	ldi	r26, 0x21	; 33
    506c:	1a 2e       	mov	r1, r26
    506e:	aa 1b       	sub	r26, r26
    5070:	bb 1b       	sub	r27, r27
    5072:	fd 01       	movw	r30, r26
    5074:	0d c0       	rjmp	.+26     	; 0x5090 <__udivmodsi4_ep>

00005076 <__udivmodsi4_loop>:
    5076:	aa 1f       	adc	r26, r26
    5078:	bb 1f       	adc	r27, r27
    507a:	ee 1f       	adc	r30, r30
    507c:	ff 1f       	adc	r31, r31
    507e:	a2 17       	cp	r26, r18
    5080:	b3 07       	cpc	r27, r19
    5082:	e4 07       	cpc	r30, r20
    5084:	f5 07       	cpc	r31, r21
    5086:	20 f0       	brcs	.+8      	; 0x5090 <__udivmodsi4_ep>
    5088:	a2 1b       	sub	r26, r18
    508a:	b3 0b       	sbc	r27, r19
    508c:	e4 0b       	sbc	r30, r20
    508e:	f5 0b       	sbc	r31, r21

00005090 <__udivmodsi4_ep>:
    5090:	66 1f       	adc	r22, r22
    5092:	77 1f       	adc	r23, r23
    5094:	88 1f       	adc	r24, r24
    5096:	99 1f       	adc	r25, r25
    5098:	1a 94       	dec	r1
    509a:	69 f7       	brne	.-38     	; 0x5076 <__udivmodsi4_loop>
    509c:	60 95       	com	r22
    509e:	70 95       	com	r23
    50a0:	80 95       	com	r24
    50a2:	90 95       	com	r25
    50a4:	9b 01       	movw	r18, r22
    50a6:	ac 01       	movw	r20, r24
    50a8:	bd 01       	movw	r22, r26
    50aa:	cf 01       	movw	r24, r30
    50ac:	08 95       	ret

000050ae <__prologue_saves__>:
    50ae:	2f 92       	push	r2
    50b0:	3f 92       	push	r3
    50b2:	4f 92       	push	r4
    50b4:	5f 92       	push	r5
    50b6:	6f 92       	push	r6
    50b8:	7f 92       	push	r7
    50ba:	8f 92       	push	r8
    50bc:	9f 92       	push	r9
    50be:	af 92       	push	r10
    50c0:	bf 92       	push	r11
    50c2:	cf 92       	push	r12
    50c4:	df 92       	push	r13
    50c6:	ef 92       	push	r14
    50c8:	ff 92       	push	r15
    50ca:	0f 93       	push	r16
    50cc:	1f 93       	push	r17
    50ce:	cf 93       	push	r28
    50d0:	df 93       	push	r29
    50d2:	cd b7       	in	r28, 0x3d	; 61
    50d4:	de b7       	in	r29, 0x3e	; 62
    50d6:	ca 1b       	sub	r28, r26
    50d8:	db 0b       	sbc	r29, r27
    50da:	0f b6       	in	r0, 0x3f	; 63
    50dc:	f8 94       	cli
    50de:	de bf       	out	0x3e, r29	; 62
    50e0:	0f be       	out	0x3f, r0	; 63
    50e2:	cd bf       	out	0x3d, r28	; 61
    50e4:	09 94       	ijmp

000050e6 <__epilogue_restores__>:
    50e6:	2a 88       	ldd	r2, Y+18	; 0x12
    50e8:	39 88       	ldd	r3, Y+17	; 0x11
    50ea:	48 88       	ldd	r4, Y+16	; 0x10
    50ec:	5f 84       	ldd	r5, Y+15	; 0x0f
    50ee:	6e 84       	ldd	r6, Y+14	; 0x0e
    50f0:	7d 84       	ldd	r7, Y+13	; 0x0d
    50f2:	8c 84       	ldd	r8, Y+12	; 0x0c
    50f4:	9b 84       	ldd	r9, Y+11	; 0x0b
    50f6:	aa 84       	ldd	r10, Y+10	; 0x0a
    50f8:	b9 84       	ldd	r11, Y+9	; 0x09
    50fa:	c8 84       	ldd	r12, Y+8	; 0x08
    50fc:	df 80       	ldd	r13, Y+7	; 0x07
    50fe:	ee 80       	ldd	r14, Y+6	; 0x06
    5100:	fd 80       	ldd	r15, Y+5	; 0x05
    5102:	0c 81       	ldd	r16, Y+4	; 0x04
    5104:	1b 81       	ldd	r17, Y+3	; 0x03
    5106:	aa 81       	ldd	r26, Y+2	; 0x02
    5108:	b9 81       	ldd	r27, Y+1	; 0x01
    510a:	ce 0f       	add	r28, r30
    510c:	d1 1d       	adc	r29, r1
    510e:	0f b6       	in	r0, 0x3f	; 63
    5110:	f8 94       	cli
    5112:	de bf       	out	0x3e, r29	; 62
    5114:	0f be       	out	0x3f, r0	; 63
    5116:	cd bf       	out	0x3d, r28	; 61
    5118:	ed 01       	movw	r28, r26
    511a:	08 95       	ret

0000511c <memcpy>:
    511c:	fb 01       	movw	r30, r22
    511e:	dc 01       	movw	r26, r24
    5120:	02 c0       	rjmp	.+4      	; 0x5126 <memcpy+0xa>
    5122:	01 90       	ld	r0, Z+
    5124:	0d 92       	st	X+, r0
    5126:	41 50       	subi	r20, 0x01	; 1
    5128:	50 40       	sbci	r21, 0x00	; 0
    512a:	d8 f7       	brcc	.-10     	; 0x5122 <memcpy+0x6>
    512c:	08 95       	ret

0000512e <memset>:
    512e:	dc 01       	movw	r26, r24
    5130:	01 c0       	rjmp	.+2      	; 0x5134 <memset+0x6>
    5132:	6d 93       	st	X+, r22
    5134:	41 50       	subi	r20, 0x01	; 1
    5136:	50 40       	sbci	r21, 0x00	; 0
    5138:	e0 f7       	brcc	.-8      	; 0x5132 <memset+0x4>
    513a:	08 95       	ret

0000513c <strlen>:
    513c:	fc 01       	movw	r30, r24
    513e:	01 90       	ld	r0, Z+
    5140:	00 20       	and	r0, r0
    5142:	e9 f7       	brne	.-6      	; 0x513e <strlen+0x2>
    5144:	80 95       	com	r24
    5146:	90 95       	com	r25
    5148:	8e 0f       	add	r24, r30
    514a:	9f 1f       	adc	r25, r31
    514c:	08 95       	ret

0000514e <sprintf>:
    514e:	ae e0       	ldi	r26, 0x0E	; 14
    5150:	b0 e0       	ldi	r27, 0x00	; 0
    5152:	ed ea       	ldi	r30, 0xAD	; 173
    5154:	f8 e2       	ldi	r31, 0x28	; 40
    5156:	0c 94 65 28 	jmp	0x50ca	; 0x50ca <__prologue_saves__+0x1c>
    515a:	0d 89       	ldd	r16, Y+21	; 0x15
    515c:	1e 89       	ldd	r17, Y+22	; 0x16
    515e:	86 e0       	ldi	r24, 0x06	; 6
    5160:	8c 83       	std	Y+4, r24	; 0x04
    5162:	1a 83       	std	Y+2, r17	; 0x02
    5164:	09 83       	std	Y+1, r16	; 0x01
    5166:	8f ef       	ldi	r24, 0xFF	; 255
    5168:	9f e7       	ldi	r25, 0x7F	; 127
    516a:	9e 83       	std	Y+6, r25	; 0x06
    516c:	8d 83       	std	Y+5, r24	; 0x05
    516e:	9e 01       	movw	r18, r28
    5170:	27 5e       	subi	r18, 0xE7	; 231
    5172:	3f 4f       	sbci	r19, 0xFF	; 255
    5174:	ce 01       	movw	r24, r28
    5176:	01 96       	adiw	r24, 0x01	; 1
    5178:	6f 89       	ldd	r22, Y+23	; 0x17
    517a:	78 8d       	ldd	r23, Y+24	; 0x18
    517c:	a9 01       	movw	r20, r18
    517e:	0e 94 cb 28 	call	0x5196	; 0x5196 <vfprintf>
    5182:	2f 81       	ldd	r18, Y+7	; 0x07
    5184:	38 85       	ldd	r19, Y+8	; 0x08
    5186:	02 0f       	add	r16, r18
    5188:	13 1f       	adc	r17, r19
    518a:	f8 01       	movw	r30, r16
    518c:	10 82       	st	Z, r1
    518e:	2e 96       	adiw	r28, 0x0e	; 14
    5190:	e4 e0       	ldi	r30, 0x04	; 4
    5192:	0c 94 81 28 	jmp	0x5102	; 0x5102 <__epilogue_restores__+0x1c>

00005196 <vfprintf>:
    5196:	ab e0       	ldi	r26, 0x0B	; 11
    5198:	b0 e0       	ldi	r27, 0x00	; 0
    519a:	e1 ed       	ldi	r30, 0xD1	; 209
    519c:	f8 e2       	ldi	r31, 0x28	; 40
    519e:	0c 94 57 28 	jmp	0x50ae	; 0x50ae <__prologue_saves__>
    51a2:	3c 01       	movw	r6, r24
    51a4:	2b 01       	movw	r4, r22
    51a6:	5a 01       	movw	r10, r20
    51a8:	fc 01       	movw	r30, r24
    51aa:	17 82       	std	Z+7, r1	; 0x07
    51ac:	16 82       	std	Z+6, r1	; 0x06
    51ae:	83 81       	ldd	r24, Z+3	; 0x03
    51b0:	81 fd       	sbrc	r24, 1
    51b2:	03 c0       	rjmp	.+6      	; 0x51ba <vfprintf+0x24>
    51b4:	6f ef       	ldi	r22, 0xFF	; 255
    51b6:	7f ef       	ldi	r23, 0xFF	; 255
    51b8:	c6 c1       	rjmp	.+908    	; 0x5546 <vfprintf+0x3b0>
    51ba:	9a e0       	ldi	r25, 0x0A	; 10
    51bc:	89 2e       	mov	r8, r25
    51be:	1e 01       	movw	r2, r28
    51c0:	08 94       	sec
    51c2:	21 1c       	adc	r2, r1
    51c4:	31 1c       	adc	r3, r1
    51c6:	f3 01       	movw	r30, r6
    51c8:	23 81       	ldd	r18, Z+3	; 0x03
    51ca:	f2 01       	movw	r30, r4
    51cc:	23 fd       	sbrc	r18, 3
    51ce:	85 91       	lpm	r24, Z+
    51d0:	23 ff       	sbrs	r18, 3
    51d2:	81 91       	ld	r24, Z+
    51d4:	2f 01       	movw	r4, r30
    51d6:	88 23       	and	r24, r24
    51d8:	09 f4       	brne	.+2      	; 0x51dc <vfprintf+0x46>
    51da:	b2 c1       	rjmp	.+868    	; 0x5540 <vfprintf+0x3aa>
    51dc:	85 32       	cpi	r24, 0x25	; 37
    51de:	39 f4       	brne	.+14     	; 0x51ee <vfprintf+0x58>
    51e0:	23 fd       	sbrc	r18, 3
    51e2:	85 91       	lpm	r24, Z+
    51e4:	23 ff       	sbrs	r18, 3
    51e6:	81 91       	ld	r24, Z+
    51e8:	2f 01       	movw	r4, r30
    51ea:	85 32       	cpi	r24, 0x25	; 37
    51ec:	29 f4       	brne	.+10     	; 0x51f8 <vfprintf+0x62>
    51ee:	90 e0       	ldi	r25, 0x00	; 0
    51f0:	b3 01       	movw	r22, r6
    51f2:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    51f6:	e7 cf       	rjmp	.-50     	; 0x51c6 <vfprintf+0x30>
    51f8:	98 2f       	mov	r25, r24
    51fa:	ff 24       	eor	r15, r15
    51fc:	ee 24       	eor	r14, r14
    51fe:	99 24       	eor	r9, r9
    5200:	ff e1       	ldi	r31, 0x1F	; 31
    5202:	ff 15       	cp	r31, r15
    5204:	d0 f0       	brcs	.+52     	; 0x523a <vfprintf+0xa4>
    5206:	9b 32       	cpi	r25, 0x2B	; 43
    5208:	69 f0       	breq	.+26     	; 0x5224 <vfprintf+0x8e>
    520a:	9c 32       	cpi	r25, 0x2C	; 44
    520c:	28 f4       	brcc	.+10     	; 0x5218 <vfprintf+0x82>
    520e:	90 32       	cpi	r25, 0x20	; 32
    5210:	59 f0       	breq	.+22     	; 0x5228 <vfprintf+0x92>
    5212:	93 32       	cpi	r25, 0x23	; 35
    5214:	91 f4       	brne	.+36     	; 0x523a <vfprintf+0xa4>
    5216:	0e c0       	rjmp	.+28     	; 0x5234 <vfprintf+0x9e>
    5218:	9d 32       	cpi	r25, 0x2D	; 45
    521a:	49 f0       	breq	.+18     	; 0x522e <vfprintf+0x98>
    521c:	90 33       	cpi	r25, 0x30	; 48
    521e:	69 f4       	brne	.+26     	; 0x523a <vfprintf+0xa4>
    5220:	41 e0       	ldi	r20, 0x01	; 1
    5222:	24 c0       	rjmp	.+72     	; 0x526c <vfprintf+0xd6>
    5224:	52 e0       	ldi	r21, 0x02	; 2
    5226:	f5 2a       	or	r15, r21
    5228:	84 e0       	ldi	r24, 0x04	; 4
    522a:	f8 2a       	or	r15, r24
    522c:	28 c0       	rjmp	.+80     	; 0x527e <vfprintf+0xe8>
    522e:	98 e0       	ldi	r25, 0x08	; 8
    5230:	f9 2a       	or	r15, r25
    5232:	25 c0       	rjmp	.+74     	; 0x527e <vfprintf+0xe8>
    5234:	e0 e1       	ldi	r30, 0x10	; 16
    5236:	fe 2a       	or	r15, r30
    5238:	22 c0       	rjmp	.+68     	; 0x527e <vfprintf+0xe8>
    523a:	f7 fc       	sbrc	r15, 7
    523c:	29 c0       	rjmp	.+82     	; 0x5290 <vfprintf+0xfa>
    523e:	89 2f       	mov	r24, r25
    5240:	80 53       	subi	r24, 0x30	; 48
    5242:	8a 30       	cpi	r24, 0x0A	; 10
    5244:	70 f4       	brcc	.+28     	; 0x5262 <vfprintf+0xcc>
    5246:	f6 fe       	sbrs	r15, 6
    5248:	05 c0       	rjmp	.+10     	; 0x5254 <vfprintf+0xbe>
    524a:	98 9c       	mul	r9, r8
    524c:	90 2c       	mov	r9, r0
    524e:	11 24       	eor	r1, r1
    5250:	98 0e       	add	r9, r24
    5252:	15 c0       	rjmp	.+42     	; 0x527e <vfprintf+0xe8>
    5254:	e8 9c       	mul	r14, r8
    5256:	e0 2c       	mov	r14, r0
    5258:	11 24       	eor	r1, r1
    525a:	e8 0e       	add	r14, r24
    525c:	f0 e2       	ldi	r31, 0x20	; 32
    525e:	ff 2a       	or	r15, r31
    5260:	0e c0       	rjmp	.+28     	; 0x527e <vfprintf+0xe8>
    5262:	9e 32       	cpi	r25, 0x2E	; 46
    5264:	29 f4       	brne	.+10     	; 0x5270 <vfprintf+0xda>
    5266:	f6 fc       	sbrc	r15, 6
    5268:	6b c1       	rjmp	.+726    	; 0x5540 <vfprintf+0x3aa>
    526a:	40 e4       	ldi	r20, 0x40	; 64
    526c:	f4 2a       	or	r15, r20
    526e:	07 c0       	rjmp	.+14     	; 0x527e <vfprintf+0xe8>
    5270:	9c 36       	cpi	r25, 0x6C	; 108
    5272:	19 f4       	brne	.+6      	; 0x527a <vfprintf+0xe4>
    5274:	50 e8       	ldi	r21, 0x80	; 128
    5276:	f5 2a       	or	r15, r21
    5278:	02 c0       	rjmp	.+4      	; 0x527e <vfprintf+0xe8>
    527a:	98 36       	cpi	r25, 0x68	; 104
    527c:	49 f4       	brne	.+18     	; 0x5290 <vfprintf+0xfa>
    527e:	f2 01       	movw	r30, r4
    5280:	23 fd       	sbrc	r18, 3
    5282:	95 91       	lpm	r25, Z+
    5284:	23 ff       	sbrs	r18, 3
    5286:	91 91       	ld	r25, Z+
    5288:	2f 01       	movw	r4, r30
    528a:	99 23       	and	r25, r25
    528c:	09 f0       	breq	.+2      	; 0x5290 <vfprintf+0xfa>
    528e:	b8 cf       	rjmp	.-144    	; 0x5200 <vfprintf+0x6a>
    5290:	89 2f       	mov	r24, r25
    5292:	85 54       	subi	r24, 0x45	; 69
    5294:	83 30       	cpi	r24, 0x03	; 3
    5296:	18 f0       	brcs	.+6      	; 0x529e <vfprintf+0x108>
    5298:	80 52       	subi	r24, 0x20	; 32
    529a:	83 30       	cpi	r24, 0x03	; 3
    529c:	38 f4       	brcc	.+14     	; 0x52ac <vfprintf+0x116>
    529e:	44 e0       	ldi	r20, 0x04	; 4
    52a0:	50 e0       	ldi	r21, 0x00	; 0
    52a2:	a4 0e       	add	r10, r20
    52a4:	b5 1e       	adc	r11, r21
    52a6:	5f e3       	ldi	r21, 0x3F	; 63
    52a8:	59 83       	std	Y+1, r21	; 0x01
    52aa:	0f c0       	rjmp	.+30     	; 0x52ca <vfprintf+0x134>
    52ac:	93 36       	cpi	r25, 0x63	; 99
    52ae:	31 f0       	breq	.+12     	; 0x52bc <vfprintf+0x126>
    52b0:	93 37       	cpi	r25, 0x73	; 115
    52b2:	79 f0       	breq	.+30     	; 0x52d2 <vfprintf+0x13c>
    52b4:	93 35       	cpi	r25, 0x53	; 83
    52b6:	09 f0       	breq	.+2      	; 0x52ba <vfprintf+0x124>
    52b8:	56 c0       	rjmp	.+172    	; 0x5366 <vfprintf+0x1d0>
    52ba:	20 c0       	rjmp	.+64     	; 0x52fc <vfprintf+0x166>
    52bc:	f5 01       	movw	r30, r10
    52be:	80 81       	ld	r24, Z
    52c0:	89 83       	std	Y+1, r24	; 0x01
    52c2:	42 e0       	ldi	r20, 0x02	; 2
    52c4:	50 e0       	ldi	r21, 0x00	; 0
    52c6:	a4 0e       	add	r10, r20
    52c8:	b5 1e       	adc	r11, r21
    52ca:	61 01       	movw	r12, r2
    52cc:	01 e0       	ldi	r16, 0x01	; 1
    52ce:	10 e0       	ldi	r17, 0x00	; 0
    52d0:	12 c0       	rjmp	.+36     	; 0x52f6 <vfprintf+0x160>
    52d2:	f5 01       	movw	r30, r10
    52d4:	c0 80       	ld	r12, Z
    52d6:	d1 80       	ldd	r13, Z+1	; 0x01
    52d8:	f6 fc       	sbrc	r15, 6
    52da:	03 c0       	rjmp	.+6      	; 0x52e2 <vfprintf+0x14c>
    52dc:	6f ef       	ldi	r22, 0xFF	; 255
    52de:	7f ef       	ldi	r23, 0xFF	; 255
    52e0:	02 c0       	rjmp	.+4      	; 0x52e6 <vfprintf+0x150>
    52e2:	69 2d       	mov	r22, r9
    52e4:	70 e0       	ldi	r23, 0x00	; 0
    52e6:	42 e0       	ldi	r20, 0x02	; 2
    52e8:	50 e0       	ldi	r21, 0x00	; 0
    52ea:	a4 0e       	add	r10, r20
    52ec:	b5 1e       	adc	r11, r21
    52ee:	c6 01       	movw	r24, r12
    52f0:	0e 94 b3 2a 	call	0x5566	; 0x5566 <strnlen>
    52f4:	8c 01       	movw	r16, r24
    52f6:	5f e7       	ldi	r21, 0x7F	; 127
    52f8:	f5 22       	and	r15, r21
    52fa:	14 c0       	rjmp	.+40     	; 0x5324 <vfprintf+0x18e>
    52fc:	f5 01       	movw	r30, r10
    52fe:	c0 80       	ld	r12, Z
    5300:	d1 80       	ldd	r13, Z+1	; 0x01
    5302:	f6 fc       	sbrc	r15, 6
    5304:	03 c0       	rjmp	.+6      	; 0x530c <vfprintf+0x176>
    5306:	6f ef       	ldi	r22, 0xFF	; 255
    5308:	7f ef       	ldi	r23, 0xFF	; 255
    530a:	02 c0       	rjmp	.+4      	; 0x5310 <vfprintf+0x17a>
    530c:	69 2d       	mov	r22, r9
    530e:	70 e0       	ldi	r23, 0x00	; 0
    5310:	42 e0       	ldi	r20, 0x02	; 2
    5312:	50 e0       	ldi	r21, 0x00	; 0
    5314:	a4 0e       	add	r10, r20
    5316:	b5 1e       	adc	r11, r21
    5318:	c6 01       	movw	r24, r12
    531a:	0e 94 a8 2a 	call	0x5550	; 0x5550 <strnlen_P>
    531e:	8c 01       	movw	r16, r24
    5320:	50 e8       	ldi	r21, 0x80	; 128
    5322:	f5 2a       	or	r15, r21
    5324:	f3 fe       	sbrs	r15, 3
    5326:	07 c0       	rjmp	.+14     	; 0x5336 <vfprintf+0x1a0>
    5328:	1a c0       	rjmp	.+52     	; 0x535e <vfprintf+0x1c8>
    532a:	80 e2       	ldi	r24, 0x20	; 32
    532c:	90 e0       	ldi	r25, 0x00	; 0
    532e:	b3 01       	movw	r22, r6
    5330:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    5334:	ea 94       	dec	r14
    5336:	8e 2d       	mov	r24, r14
    5338:	90 e0       	ldi	r25, 0x00	; 0
    533a:	08 17       	cp	r16, r24
    533c:	19 07       	cpc	r17, r25
    533e:	a8 f3       	brcs	.-22     	; 0x532a <vfprintf+0x194>
    5340:	0e c0       	rjmp	.+28     	; 0x535e <vfprintf+0x1c8>
    5342:	f6 01       	movw	r30, r12
    5344:	f7 fc       	sbrc	r15, 7
    5346:	85 91       	lpm	r24, Z+
    5348:	f7 fe       	sbrs	r15, 7
    534a:	81 91       	ld	r24, Z+
    534c:	6f 01       	movw	r12, r30
    534e:	90 e0       	ldi	r25, 0x00	; 0
    5350:	b3 01       	movw	r22, r6
    5352:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    5356:	e1 10       	cpse	r14, r1
    5358:	ea 94       	dec	r14
    535a:	01 50       	subi	r16, 0x01	; 1
    535c:	10 40       	sbci	r17, 0x00	; 0
    535e:	01 15       	cp	r16, r1
    5360:	11 05       	cpc	r17, r1
    5362:	79 f7       	brne	.-34     	; 0x5342 <vfprintf+0x1ac>
    5364:	ea c0       	rjmp	.+468    	; 0x553a <vfprintf+0x3a4>
    5366:	94 36       	cpi	r25, 0x64	; 100
    5368:	11 f0       	breq	.+4      	; 0x536e <vfprintf+0x1d8>
    536a:	99 36       	cpi	r25, 0x69	; 105
    536c:	69 f5       	brne	.+90     	; 0x53c8 <vfprintf+0x232>
    536e:	f7 fe       	sbrs	r15, 7
    5370:	08 c0       	rjmp	.+16     	; 0x5382 <vfprintf+0x1ec>
    5372:	f5 01       	movw	r30, r10
    5374:	20 81       	ld	r18, Z
    5376:	31 81       	ldd	r19, Z+1	; 0x01
    5378:	42 81       	ldd	r20, Z+2	; 0x02
    537a:	53 81       	ldd	r21, Z+3	; 0x03
    537c:	84 e0       	ldi	r24, 0x04	; 4
    537e:	90 e0       	ldi	r25, 0x00	; 0
    5380:	0a c0       	rjmp	.+20     	; 0x5396 <vfprintf+0x200>
    5382:	f5 01       	movw	r30, r10
    5384:	80 81       	ld	r24, Z
    5386:	91 81       	ldd	r25, Z+1	; 0x01
    5388:	9c 01       	movw	r18, r24
    538a:	44 27       	eor	r20, r20
    538c:	37 fd       	sbrc	r19, 7
    538e:	40 95       	com	r20
    5390:	54 2f       	mov	r21, r20
    5392:	82 e0       	ldi	r24, 0x02	; 2
    5394:	90 e0       	ldi	r25, 0x00	; 0
    5396:	a8 0e       	add	r10, r24
    5398:	b9 1e       	adc	r11, r25
    539a:	9f e6       	ldi	r25, 0x6F	; 111
    539c:	f9 22       	and	r15, r25
    539e:	57 ff       	sbrs	r21, 7
    53a0:	09 c0       	rjmp	.+18     	; 0x53b4 <vfprintf+0x21e>
    53a2:	50 95       	com	r21
    53a4:	40 95       	com	r20
    53a6:	30 95       	com	r19
    53a8:	21 95       	neg	r18
    53aa:	3f 4f       	sbci	r19, 0xFF	; 255
    53ac:	4f 4f       	sbci	r20, 0xFF	; 255
    53ae:	5f 4f       	sbci	r21, 0xFF	; 255
    53b0:	e0 e8       	ldi	r30, 0x80	; 128
    53b2:	fe 2a       	or	r15, r30
    53b4:	ca 01       	movw	r24, r20
    53b6:	b9 01       	movw	r22, r18
    53b8:	a1 01       	movw	r20, r2
    53ba:	2a e0       	ldi	r18, 0x0A	; 10
    53bc:	30 e0       	ldi	r19, 0x00	; 0
    53be:	0e 94 ea 2a 	call	0x55d4	; 0x55d4 <__ultoa_invert>
    53c2:	d8 2e       	mov	r13, r24
    53c4:	d2 18       	sub	r13, r2
    53c6:	40 c0       	rjmp	.+128    	; 0x5448 <vfprintf+0x2b2>
    53c8:	95 37       	cpi	r25, 0x75	; 117
    53ca:	29 f4       	brne	.+10     	; 0x53d6 <vfprintf+0x240>
    53cc:	1f 2d       	mov	r17, r15
    53ce:	1f 7e       	andi	r17, 0xEF	; 239
    53d0:	2a e0       	ldi	r18, 0x0A	; 10
    53d2:	30 e0       	ldi	r19, 0x00	; 0
    53d4:	1d c0       	rjmp	.+58     	; 0x5410 <vfprintf+0x27a>
    53d6:	1f 2d       	mov	r17, r15
    53d8:	19 7f       	andi	r17, 0xF9	; 249
    53da:	9f 36       	cpi	r25, 0x6F	; 111
    53dc:	61 f0       	breq	.+24     	; 0x53f6 <vfprintf+0x260>
    53de:	90 37       	cpi	r25, 0x70	; 112
    53e0:	20 f4       	brcc	.+8      	; 0x53ea <vfprintf+0x254>
    53e2:	98 35       	cpi	r25, 0x58	; 88
    53e4:	09 f0       	breq	.+2      	; 0x53e8 <vfprintf+0x252>
    53e6:	ac c0       	rjmp	.+344    	; 0x5540 <vfprintf+0x3aa>
    53e8:	0f c0       	rjmp	.+30     	; 0x5408 <vfprintf+0x272>
    53ea:	90 37       	cpi	r25, 0x70	; 112
    53ec:	39 f0       	breq	.+14     	; 0x53fc <vfprintf+0x266>
    53ee:	98 37       	cpi	r25, 0x78	; 120
    53f0:	09 f0       	breq	.+2      	; 0x53f4 <vfprintf+0x25e>
    53f2:	a6 c0       	rjmp	.+332    	; 0x5540 <vfprintf+0x3aa>
    53f4:	04 c0       	rjmp	.+8      	; 0x53fe <vfprintf+0x268>
    53f6:	28 e0       	ldi	r18, 0x08	; 8
    53f8:	30 e0       	ldi	r19, 0x00	; 0
    53fa:	0a c0       	rjmp	.+20     	; 0x5410 <vfprintf+0x27a>
    53fc:	10 61       	ori	r17, 0x10	; 16
    53fe:	14 fd       	sbrc	r17, 4
    5400:	14 60       	ori	r17, 0x04	; 4
    5402:	20 e1       	ldi	r18, 0x10	; 16
    5404:	30 e0       	ldi	r19, 0x00	; 0
    5406:	04 c0       	rjmp	.+8      	; 0x5410 <vfprintf+0x27a>
    5408:	14 fd       	sbrc	r17, 4
    540a:	16 60       	ori	r17, 0x06	; 6
    540c:	20 e1       	ldi	r18, 0x10	; 16
    540e:	32 e0       	ldi	r19, 0x02	; 2
    5410:	17 ff       	sbrs	r17, 7
    5412:	08 c0       	rjmp	.+16     	; 0x5424 <vfprintf+0x28e>
    5414:	f5 01       	movw	r30, r10
    5416:	60 81       	ld	r22, Z
    5418:	71 81       	ldd	r23, Z+1	; 0x01
    541a:	82 81       	ldd	r24, Z+2	; 0x02
    541c:	93 81       	ldd	r25, Z+3	; 0x03
    541e:	44 e0       	ldi	r20, 0x04	; 4
    5420:	50 e0       	ldi	r21, 0x00	; 0
    5422:	08 c0       	rjmp	.+16     	; 0x5434 <vfprintf+0x29e>
    5424:	f5 01       	movw	r30, r10
    5426:	80 81       	ld	r24, Z
    5428:	91 81       	ldd	r25, Z+1	; 0x01
    542a:	bc 01       	movw	r22, r24
    542c:	80 e0       	ldi	r24, 0x00	; 0
    542e:	90 e0       	ldi	r25, 0x00	; 0
    5430:	42 e0       	ldi	r20, 0x02	; 2
    5432:	50 e0       	ldi	r21, 0x00	; 0
    5434:	a4 0e       	add	r10, r20
    5436:	b5 1e       	adc	r11, r21
    5438:	a1 01       	movw	r20, r2
    543a:	0e 94 ea 2a 	call	0x55d4	; 0x55d4 <__ultoa_invert>
    543e:	d8 2e       	mov	r13, r24
    5440:	d2 18       	sub	r13, r2
    5442:	8f e7       	ldi	r24, 0x7F	; 127
    5444:	f8 2e       	mov	r15, r24
    5446:	f1 22       	and	r15, r17
    5448:	f6 fe       	sbrs	r15, 6
    544a:	0b c0       	rjmp	.+22     	; 0x5462 <vfprintf+0x2cc>
    544c:	5e ef       	ldi	r21, 0xFE	; 254
    544e:	f5 22       	and	r15, r21
    5450:	d9 14       	cp	r13, r9
    5452:	38 f4       	brcc	.+14     	; 0x5462 <vfprintf+0x2cc>
    5454:	f4 fe       	sbrs	r15, 4
    5456:	07 c0       	rjmp	.+14     	; 0x5466 <vfprintf+0x2d0>
    5458:	f2 fc       	sbrc	r15, 2
    545a:	05 c0       	rjmp	.+10     	; 0x5466 <vfprintf+0x2d0>
    545c:	8f ee       	ldi	r24, 0xEF	; 239
    545e:	f8 22       	and	r15, r24
    5460:	02 c0       	rjmp	.+4      	; 0x5466 <vfprintf+0x2d0>
    5462:	1d 2d       	mov	r17, r13
    5464:	01 c0       	rjmp	.+2      	; 0x5468 <vfprintf+0x2d2>
    5466:	19 2d       	mov	r17, r9
    5468:	f4 fe       	sbrs	r15, 4
    546a:	0d c0       	rjmp	.+26     	; 0x5486 <vfprintf+0x2f0>
    546c:	fe 01       	movw	r30, r28
    546e:	ed 0d       	add	r30, r13
    5470:	f1 1d       	adc	r31, r1
    5472:	80 81       	ld	r24, Z
    5474:	80 33       	cpi	r24, 0x30	; 48
    5476:	19 f4       	brne	.+6      	; 0x547e <vfprintf+0x2e8>
    5478:	99 ee       	ldi	r25, 0xE9	; 233
    547a:	f9 22       	and	r15, r25
    547c:	08 c0       	rjmp	.+16     	; 0x548e <vfprintf+0x2f8>
    547e:	1f 5f       	subi	r17, 0xFF	; 255
    5480:	f2 fe       	sbrs	r15, 2
    5482:	05 c0       	rjmp	.+10     	; 0x548e <vfprintf+0x2f8>
    5484:	03 c0       	rjmp	.+6      	; 0x548c <vfprintf+0x2f6>
    5486:	8f 2d       	mov	r24, r15
    5488:	86 78       	andi	r24, 0x86	; 134
    548a:	09 f0       	breq	.+2      	; 0x548e <vfprintf+0x2f8>
    548c:	1f 5f       	subi	r17, 0xFF	; 255
    548e:	0f 2d       	mov	r16, r15
    5490:	f3 fc       	sbrc	r15, 3
    5492:	14 c0       	rjmp	.+40     	; 0x54bc <vfprintf+0x326>
    5494:	f0 fe       	sbrs	r15, 0
    5496:	0f c0       	rjmp	.+30     	; 0x54b6 <vfprintf+0x320>
    5498:	1e 15       	cp	r17, r14
    549a:	10 f0       	brcs	.+4      	; 0x54a0 <vfprintf+0x30a>
    549c:	9d 2c       	mov	r9, r13
    549e:	0b c0       	rjmp	.+22     	; 0x54b6 <vfprintf+0x320>
    54a0:	9d 2c       	mov	r9, r13
    54a2:	9e 0c       	add	r9, r14
    54a4:	91 1a       	sub	r9, r17
    54a6:	1e 2d       	mov	r17, r14
    54a8:	06 c0       	rjmp	.+12     	; 0x54b6 <vfprintf+0x320>
    54aa:	80 e2       	ldi	r24, 0x20	; 32
    54ac:	90 e0       	ldi	r25, 0x00	; 0
    54ae:	b3 01       	movw	r22, r6
    54b0:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    54b4:	1f 5f       	subi	r17, 0xFF	; 255
    54b6:	1e 15       	cp	r17, r14
    54b8:	c0 f3       	brcs	.-16     	; 0x54aa <vfprintf+0x314>
    54ba:	04 c0       	rjmp	.+8      	; 0x54c4 <vfprintf+0x32e>
    54bc:	1e 15       	cp	r17, r14
    54be:	10 f4       	brcc	.+4      	; 0x54c4 <vfprintf+0x32e>
    54c0:	e1 1a       	sub	r14, r17
    54c2:	01 c0       	rjmp	.+2      	; 0x54c6 <vfprintf+0x330>
    54c4:	ee 24       	eor	r14, r14
    54c6:	04 ff       	sbrs	r16, 4
    54c8:	0f c0       	rjmp	.+30     	; 0x54e8 <vfprintf+0x352>
    54ca:	80 e3       	ldi	r24, 0x30	; 48
    54cc:	90 e0       	ldi	r25, 0x00	; 0
    54ce:	b3 01       	movw	r22, r6
    54d0:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    54d4:	02 ff       	sbrs	r16, 2
    54d6:	1d c0       	rjmp	.+58     	; 0x5512 <vfprintf+0x37c>
    54d8:	01 fd       	sbrc	r16, 1
    54da:	03 c0       	rjmp	.+6      	; 0x54e2 <vfprintf+0x34c>
    54dc:	88 e7       	ldi	r24, 0x78	; 120
    54de:	90 e0       	ldi	r25, 0x00	; 0
    54e0:	0e c0       	rjmp	.+28     	; 0x54fe <vfprintf+0x368>
    54e2:	88 e5       	ldi	r24, 0x58	; 88
    54e4:	90 e0       	ldi	r25, 0x00	; 0
    54e6:	0b c0       	rjmp	.+22     	; 0x54fe <vfprintf+0x368>
    54e8:	80 2f       	mov	r24, r16
    54ea:	86 78       	andi	r24, 0x86	; 134
    54ec:	91 f0       	breq	.+36     	; 0x5512 <vfprintf+0x37c>
    54ee:	01 ff       	sbrs	r16, 1
    54f0:	02 c0       	rjmp	.+4      	; 0x54f6 <vfprintf+0x360>
    54f2:	8b e2       	ldi	r24, 0x2B	; 43
    54f4:	01 c0       	rjmp	.+2      	; 0x54f8 <vfprintf+0x362>
    54f6:	80 e2       	ldi	r24, 0x20	; 32
    54f8:	f7 fc       	sbrc	r15, 7
    54fa:	8d e2       	ldi	r24, 0x2D	; 45
    54fc:	90 e0       	ldi	r25, 0x00	; 0
    54fe:	b3 01       	movw	r22, r6
    5500:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    5504:	06 c0       	rjmp	.+12     	; 0x5512 <vfprintf+0x37c>
    5506:	80 e3       	ldi	r24, 0x30	; 48
    5508:	90 e0       	ldi	r25, 0x00	; 0
    550a:	b3 01       	movw	r22, r6
    550c:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    5510:	9a 94       	dec	r9
    5512:	d9 14       	cp	r13, r9
    5514:	c0 f3       	brcs	.-16     	; 0x5506 <vfprintf+0x370>
    5516:	da 94       	dec	r13
    5518:	f1 01       	movw	r30, r2
    551a:	ed 0d       	add	r30, r13
    551c:	f1 1d       	adc	r31, r1
    551e:	80 81       	ld	r24, Z
    5520:	90 e0       	ldi	r25, 0x00	; 0
    5522:	b3 01       	movw	r22, r6
    5524:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    5528:	dd 20       	and	r13, r13
    552a:	a9 f7       	brne	.-22     	; 0x5516 <vfprintf+0x380>
    552c:	06 c0       	rjmp	.+12     	; 0x553a <vfprintf+0x3a4>
    552e:	80 e2       	ldi	r24, 0x20	; 32
    5530:	90 e0       	ldi	r25, 0x00	; 0
    5532:	b3 01       	movw	r22, r6
    5534:	0e 94 be 2a 	call	0x557c	; 0x557c <fputc>
    5538:	ea 94       	dec	r14
    553a:	ee 20       	and	r14, r14
    553c:	c1 f7       	brne	.-16     	; 0x552e <vfprintf+0x398>
    553e:	43 ce       	rjmp	.-890    	; 0x51c6 <vfprintf+0x30>
    5540:	f3 01       	movw	r30, r6
    5542:	66 81       	ldd	r22, Z+6	; 0x06
    5544:	77 81       	ldd	r23, Z+7	; 0x07
    5546:	cb 01       	movw	r24, r22
    5548:	2b 96       	adiw	r28, 0x0b	; 11
    554a:	e2 e1       	ldi	r30, 0x12	; 18
    554c:	0c 94 73 28 	jmp	0x50e6	; 0x50e6 <__epilogue_restores__>

00005550 <strnlen_P>:
    5550:	fc 01       	movw	r30, r24
    5552:	05 90       	lpm	r0, Z+
    5554:	61 50       	subi	r22, 0x01	; 1
    5556:	70 40       	sbci	r23, 0x00	; 0
    5558:	01 10       	cpse	r0, r1
    555a:	d8 f7       	brcc	.-10     	; 0x5552 <strnlen_P+0x2>
    555c:	80 95       	com	r24
    555e:	90 95       	com	r25
    5560:	8e 0f       	add	r24, r30
    5562:	9f 1f       	adc	r25, r31
    5564:	08 95       	ret

00005566 <strnlen>:
    5566:	fc 01       	movw	r30, r24
    5568:	61 50       	subi	r22, 0x01	; 1
    556a:	70 40       	sbci	r23, 0x00	; 0
    556c:	01 90       	ld	r0, Z+
    556e:	01 10       	cpse	r0, r1
    5570:	d8 f7       	brcc	.-10     	; 0x5568 <strnlen+0x2>
    5572:	80 95       	com	r24
    5574:	90 95       	com	r25
    5576:	8e 0f       	add	r24, r30
    5578:	9f 1f       	adc	r25, r31
    557a:	08 95       	ret

0000557c <fputc>:
    557c:	0f 93       	push	r16
    557e:	1f 93       	push	r17
    5580:	cf 93       	push	r28
    5582:	df 93       	push	r29
    5584:	8c 01       	movw	r16, r24
    5586:	eb 01       	movw	r28, r22
    5588:	8b 81       	ldd	r24, Y+3	; 0x03
    558a:	81 ff       	sbrs	r24, 1
    558c:	1b c0       	rjmp	.+54     	; 0x55c4 <fputc+0x48>
    558e:	82 ff       	sbrs	r24, 2
    5590:	0d c0       	rjmp	.+26     	; 0x55ac <fputc+0x30>
    5592:	2e 81       	ldd	r18, Y+6	; 0x06
    5594:	3f 81       	ldd	r19, Y+7	; 0x07
    5596:	8c 81       	ldd	r24, Y+4	; 0x04
    5598:	9d 81       	ldd	r25, Y+5	; 0x05
    559a:	28 17       	cp	r18, r24
    559c:	39 07       	cpc	r19, r25
    559e:	64 f4       	brge	.+24     	; 0x55b8 <fputc+0x3c>
    55a0:	e8 81       	ld	r30, Y
    55a2:	f9 81       	ldd	r31, Y+1	; 0x01
    55a4:	01 93       	st	Z+, r16
    55a6:	f9 83       	std	Y+1, r31	; 0x01
    55a8:	e8 83       	st	Y, r30
    55aa:	06 c0       	rjmp	.+12     	; 0x55b8 <fputc+0x3c>
    55ac:	e8 85       	ldd	r30, Y+8	; 0x08
    55ae:	f9 85       	ldd	r31, Y+9	; 0x09
    55b0:	80 2f       	mov	r24, r16
    55b2:	09 95       	icall
    55b4:	89 2b       	or	r24, r25
    55b6:	31 f4       	brne	.+12     	; 0x55c4 <fputc+0x48>
    55b8:	8e 81       	ldd	r24, Y+6	; 0x06
    55ba:	9f 81       	ldd	r25, Y+7	; 0x07
    55bc:	01 96       	adiw	r24, 0x01	; 1
    55be:	9f 83       	std	Y+7, r25	; 0x07
    55c0:	8e 83       	std	Y+6, r24	; 0x06
    55c2:	02 c0       	rjmp	.+4      	; 0x55c8 <fputc+0x4c>
    55c4:	0f ef       	ldi	r16, 0xFF	; 255
    55c6:	1f ef       	ldi	r17, 0xFF	; 255
    55c8:	c8 01       	movw	r24, r16
    55ca:	df 91       	pop	r29
    55cc:	cf 91       	pop	r28
    55ce:	1f 91       	pop	r17
    55d0:	0f 91       	pop	r16
    55d2:	08 95       	ret

000055d4 <__ultoa_invert>:
    55d4:	fa 01       	movw	r30, r20
    55d6:	aa 27       	eor	r26, r26
    55d8:	28 30       	cpi	r18, 0x08	; 8
    55da:	51 f1       	breq	.+84     	; 0x5630 <__ultoa_invert+0x5c>
    55dc:	20 31       	cpi	r18, 0x10	; 16
    55de:	81 f1       	breq	.+96     	; 0x5640 <__ultoa_invert+0x6c>
    55e0:	e8 94       	clt
    55e2:	6f 93       	push	r22
    55e4:	6e 7f       	andi	r22, 0xFE	; 254
    55e6:	6e 5f       	subi	r22, 0xFE	; 254
    55e8:	7f 4f       	sbci	r23, 0xFF	; 255
    55ea:	8f 4f       	sbci	r24, 0xFF	; 255
    55ec:	9f 4f       	sbci	r25, 0xFF	; 255
    55ee:	af 4f       	sbci	r26, 0xFF	; 255
    55f0:	b1 e0       	ldi	r27, 0x01	; 1
    55f2:	3e d0       	rcall	.+124    	; 0x5670 <__ultoa_invert+0x9c>
    55f4:	b4 e0       	ldi	r27, 0x04	; 4
    55f6:	3c d0       	rcall	.+120    	; 0x5670 <__ultoa_invert+0x9c>
    55f8:	67 0f       	add	r22, r23
    55fa:	78 1f       	adc	r23, r24
    55fc:	89 1f       	adc	r24, r25
    55fe:	9a 1f       	adc	r25, r26
    5600:	a1 1d       	adc	r26, r1
    5602:	68 0f       	add	r22, r24
    5604:	79 1f       	adc	r23, r25
    5606:	8a 1f       	adc	r24, r26
    5608:	91 1d       	adc	r25, r1
    560a:	a1 1d       	adc	r26, r1
    560c:	6a 0f       	add	r22, r26
    560e:	71 1d       	adc	r23, r1
    5610:	81 1d       	adc	r24, r1
    5612:	91 1d       	adc	r25, r1
    5614:	a1 1d       	adc	r26, r1
    5616:	20 d0       	rcall	.+64     	; 0x5658 <__ultoa_invert+0x84>
    5618:	09 f4       	brne	.+2      	; 0x561c <__ultoa_invert+0x48>
    561a:	68 94       	set
    561c:	3f 91       	pop	r19
    561e:	2a e0       	ldi	r18, 0x0A	; 10
    5620:	26 9f       	mul	r18, r22
    5622:	11 24       	eor	r1, r1
    5624:	30 19       	sub	r19, r0
    5626:	30 5d       	subi	r19, 0xD0	; 208
    5628:	31 93       	st	Z+, r19
    562a:	de f6       	brtc	.-74     	; 0x55e2 <__ultoa_invert+0xe>
    562c:	cf 01       	movw	r24, r30
    562e:	08 95       	ret
    5630:	46 2f       	mov	r20, r22
    5632:	47 70       	andi	r20, 0x07	; 7
    5634:	40 5d       	subi	r20, 0xD0	; 208
    5636:	41 93       	st	Z+, r20
    5638:	b3 e0       	ldi	r27, 0x03	; 3
    563a:	0f d0       	rcall	.+30     	; 0x565a <__ultoa_invert+0x86>
    563c:	c9 f7       	brne	.-14     	; 0x5630 <__ultoa_invert+0x5c>
    563e:	f6 cf       	rjmp	.-20     	; 0x562c <__ultoa_invert+0x58>
    5640:	46 2f       	mov	r20, r22
    5642:	4f 70       	andi	r20, 0x0F	; 15
    5644:	40 5d       	subi	r20, 0xD0	; 208
    5646:	4a 33       	cpi	r20, 0x3A	; 58
    5648:	18 f0       	brcs	.+6      	; 0x5650 <__ultoa_invert+0x7c>
    564a:	49 5d       	subi	r20, 0xD9	; 217
    564c:	31 fd       	sbrc	r19, 1
    564e:	40 52       	subi	r20, 0x20	; 32
    5650:	41 93       	st	Z+, r20
    5652:	02 d0       	rcall	.+4      	; 0x5658 <__ultoa_invert+0x84>
    5654:	a9 f7       	brne	.-22     	; 0x5640 <__ultoa_invert+0x6c>
    5656:	ea cf       	rjmp	.-44     	; 0x562c <__ultoa_invert+0x58>
    5658:	b4 e0       	ldi	r27, 0x04	; 4
    565a:	a6 95       	lsr	r26
    565c:	97 95       	ror	r25
    565e:	87 95       	ror	r24
    5660:	77 95       	ror	r23
    5662:	67 95       	ror	r22
    5664:	ba 95       	dec	r27
    5666:	c9 f7       	brne	.-14     	; 0x565a <__ultoa_invert+0x86>
    5668:	00 97       	sbiw	r24, 0x00	; 0
    566a:	61 05       	cpc	r22, r1
    566c:	71 05       	cpc	r23, r1
    566e:	08 95       	ret
    5670:	9b 01       	movw	r18, r22
    5672:	ac 01       	movw	r20, r24
    5674:	0a 2e       	mov	r0, r26
    5676:	06 94       	lsr	r0
    5678:	57 95       	ror	r21
    567a:	47 95       	ror	r20
    567c:	37 95       	ror	r19
    567e:	27 95       	ror	r18
    5680:	ba 95       	dec	r27
    5682:	c9 f7       	brne	.-14     	; 0x5676 <__ultoa_invert+0xa2>
    5684:	62 0f       	add	r22, r18
    5686:	73 1f       	adc	r23, r19
    5688:	84 1f       	adc	r24, r20
    568a:	95 1f       	adc	r25, r21
    568c:	a0 1d       	adc	r26, r0
    568e:	08 95       	ret

00005690 <_exit>:
    5690:	f8 94       	cli

00005692 <__stop_program>:
    5692:	ff cf       	rjmp	.-2      	; 0x5692 <__stop_program>
