Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 22:33:03 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.325        0.000                      0                 1584        0.075        0.000                      0                 1584       48.750        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.325        0.000                      0                 1580        0.075        0.000                      0                 1580       48.750        0.000                       0                   585  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.843        0.000                      0                    4        1.249        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.325ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.801ns  (logic 4.241ns (16.437%)  route 21.560ns (83.563%))
  Logic Levels:           22  (LUT4=1 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.563    29.070    sm/M_alum_out[0]
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.194 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.071    30.265    sm/brams/override_address[0]
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.152    30.417 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.584    31.002    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.473   104.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   104.326    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.326    
                         arrival time                         -31.002    
  -------------------------------------------------------------------
                         slack                                 73.325    

Slack (MET) :             73.570ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.764ns  (logic 4.213ns (16.352%)  route 21.551ns (83.648%))
  Logic Levels:           22  (LUT4=1 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 104.878 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.563    29.070    sm/M_alum_out[0]
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    29.194 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.071    30.265    sm/brams/override_address[0]
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.124    30.389 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.575    30.964    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.473   104.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.135    
                         clock uncertainty           -0.035   105.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.534    
                         arrival time                         -30.964    
  -------------------------------------------------------------------
                         slack                                 73.570    

Slack (MET) :             73.685ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.311ns  (logic 4.337ns (16.484%)  route 21.974ns (83.516%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 f  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.632    29.139    sm/M_alum_out[0]
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.263 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.938    30.201    sm/D_states_q[1]_i_6_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.325 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.062    31.387    sm/D_states_q[1]_i_2_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.511 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.511    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.500   104.904    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.296   105.200    
                         clock uncertainty           -0.035   105.165    
    SLICE_X58Y67         FDSE (Setup_fdse_C_D)        0.031   105.196    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.196    
                         arrival time                         -31.511    
  -------------------------------------------------------------------
                         slack                                 73.685    

Slack (MET) :             73.686ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.308ns  (logic 4.337ns (16.486%)  route 21.971ns (83.514%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 f  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.632    29.139    sm/M_alum_out[0]
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.263 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.938    30.201    sm/D_states_q[1]_i_6_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.325 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.059    31.384    sm/D_states_q[1]_i_2_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.508 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.508    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.500   104.904    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.296   105.200    
                         clock uncertainty           -0.035   105.165    
    SLICE_X58Y67         FDSE (Setup_fdse_C_D)        0.029   105.194    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                         -31.508    
  -------------------------------------------------------------------
                         slack                                 73.686    

Slack (MET) :             73.961ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.935ns  (logic 4.337ns (16.723%)  route 21.597ns (83.277%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.555    29.062    sm/M_alum_out[0]
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    29.186 r  sm/D_states_q[0]_i_11/O
                         net (fo=1, routed)           0.433    29.619    sm/D_states_q[0]_i_11_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.743 r  sm/D_states_q[0]_i_4/O
                         net (fo=4, routed)           0.797    30.540    sm/D_states_q[0]_i_4_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.124    30.664 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.471    31.135    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X61Y65         FDSE (Setup_fdse_C_D)       -0.047   105.096    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        105.096    
                         arrival time                         -31.135    
  -------------------------------------------------------------------
                         slack                                 73.961    

Slack (MET) :             73.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.860ns  (logic 4.337ns (16.771%)  route 21.523ns (83.229%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 f  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.456    28.962    sm/M_alum_out[0]
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.124    29.086 f  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.420    29.506    sm/D_states_q[3]_i_9_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.630 r  sm/D_states_q[3]_i_3/O
                         net (fo=3, routed)           0.737    30.368    sm/D_states_q[3]_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I1_O)        0.124    30.492 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.568    31.060    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X61Y67         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.500   104.904    sm/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   105.176    
                         clock uncertainty           -0.035   105.141    
    SLICE_X61Y67         FDRE (Setup_fdre_C_D)       -0.081   105.060    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.060    
                         arrival time                         -31.060    
  -------------------------------------------------------------------
                         slack                                 73.999    

Slack (MET) :             74.048ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.843ns  (logic 4.337ns (16.782%)  route 21.506ns (83.218%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 f  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.632    29.139    sm/M_alum_out[0]
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.263 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.938    30.201    sm/D_states_q[1]_i_6_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.325 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.595    30.919    sm/D_states_q[1]_i_2_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.043 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    31.043    sm/D_states_d__0[1]
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.435   104.839    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X57Y67         FDSE (Setup_fdse_C_D)        0.029   105.091    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -31.043    
  -------------------------------------------------------------------
                         slack                                 74.048    

Slack (MET) :             74.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.841ns  (logic 4.337ns (16.783%)  route 21.504ns (83.217%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 f  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.632    29.139    sm/M_alum_out[0]
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.263 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.938    30.201    sm/D_states_q[1]_i_6_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.325 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.593    30.917    sm/D_states_q[1]_i_2_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.041 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    31.041    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.435   104.839    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X57Y67         FDSE (Setup_fdse_C_D)        0.031   105.093    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        105.093    
                         arrival time                         -31.041    
  -------------------------------------------------------------------
                         slack                                 74.052    

Slack (MET) :             74.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.792ns  (logic 4.337ns (16.815%)  route 21.455ns (83.185%))
  Logic Levels:           23  (LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 f  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.738    29.245    sm/M_alum_out[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.369 f  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.658    30.028    sm/D_states_q[0]_i_10_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    30.152 r  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.717    30.868    sm/D_states_q[0]_i_3_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.992 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    30.992    sm/D_states_d__0[0]
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X61Y65         FDSE (Setup_fdse_C_D)        0.029   105.172    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                 74.179    

Slack (MET) :             74.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.458ns  (logic 4.430ns (17.401%)  route 21.028ns (82.599%))
  Logic Levels:           23  (LUT5=5 LUT6=16 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.616     5.200    sm/clk_IBUF_BUFG
    SLICE_X58Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDSE (Prop_fdse_C_Q)         0.456     5.656 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=96, routed)          3.510     9.166    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I4_O)        0.146     9.312 f  sm/ram_reg_i_168/O
                         net (fo=1, routed)           0.452     9.764    sm/ram_reg_i_168_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.328    10.092 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.837    10.929    sm/ram_reg_i_147_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.670    11.723    sm/ram_reg_i_114_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.847 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.422    14.269    L_reg/M_sm_ra1[2]
    SLICE_X46Y77         MUXF7 (Prop_muxf7_S_O)       0.292    14.561 f  L_reg/ram_reg_i_42/O
                         net (fo=25, routed)          1.818    16.378    sm/M_alum_a[1]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.325    16.703 r  sm/D_registers_q[7][4]_i_11/O
                         net (fo=4, routed)           0.567    17.270    sm/D_registers_q[7][4]_i_11_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I5_O)        0.332    17.602 f  sm/D_registers_q[7][11]_i_20/O
                         net (fo=1, routed)           0.319    17.921    L_reg/D_registers_q[7][17]_i_30_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.045 r  L_reg/D_registers_q[7][11]_i_18/O
                         net (fo=2, routed)           0.303    18.348    L_reg/D_registers_q[7][11]_i_18_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.472 r  L_reg/D_registers_q[7][11]_i_14/O
                         net (fo=1, routed)           0.850    19.322    L_reg/D_registers_q[7][11]_i_14_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.146    19.468 r  L_reg/D_registers_q[7][11]_i_10/O
                         net (fo=3, routed)           0.620    20.089    L_reg/D_registers_q[7][11]_i_10_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.328    20.417 r  L_reg/D_registers_q[7][14]_i_13/O
                         net (fo=4, routed)           0.688    21.104    sm/D_registers_q[7][14]_i_2_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.124    21.228 r  sm/D_registers_q[7][16]_i_11/O
                         net (fo=3, routed)           0.650    21.878    sm/D_registers_q[7][16]_i_11_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    22.002 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.627    22.629    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.753 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.149    22.902    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.124    23.026 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.720    23.746    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    23.870 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=2, routed)           0.723    24.593    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_40/O
                         net (fo=1, routed)           0.792    25.509    sm/D_registers_q[7][0]_i_40_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    25.633 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.753    26.385    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    26.509 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.874    27.383    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124    27.507 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.419    28.926    sm/M_alum_out[0]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124    29.050 f  sm/D_states_q[4]_i_11/O
                         net (fo=1, routed)           0.351    29.401    sm/D_states_q[4]_i_11_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.525 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000    29.525    sm/D_states_q[4]_i_3_n_0
    SLICE_X58Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    29.742 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.916    30.658    sm/D_states_d__0[4]
    SLICE_X57Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.435   104.839    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)       -0.222   104.840    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        104.840    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 74.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.696%)  route 0.277ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.277     1.947    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.696%)  route 0.277ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.277     1.947    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.696%)  route 0.277ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.277     1.947    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.696%)  route 0.277ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.277     1.947    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.672%)  route 0.291ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.929    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.822     2.012    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.672%)  route 0.291ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.929    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.822     2.012    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.672%)  route 0.291ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.929    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.822     2.012    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.672%)  route 0.291ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.929    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.822     2.012    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.913%)  route 0.330ns (70.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.330     2.000    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.871    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.913%)  route 0.330ns (70.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.330     2.000    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.871    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y76   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y81   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y85   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y81   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y81   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y80   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y81   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y71   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.843ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.932ns (19.457%)  route 3.858ns (80.543%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=96, routed)          2.637     8.227    sm/D_states_q_reg[1]_rep__1_0
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.150     8.377 f  sm/D_stage_q[3]_i_3/O
                         net (fo=18, routed)          0.509     8.886    sm/D_stage_q[3]_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.212 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.712     9.924    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X64Y82         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 94.843    

Slack (MET) :             94.843ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.932ns (19.457%)  route 3.858ns (80.543%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=96, routed)          2.637     8.227    sm/D_states_q_reg[1]_rep__1_0
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.150     8.377 f  sm/D_stage_q[3]_i_3/O
                         net (fo=18, routed)          0.509     8.886    sm/D_stage_q[3]_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.212 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.712     9.924    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X64Y82         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 94.843    

Slack (MET) :             94.843ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.932ns (19.457%)  route 3.858ns (80.543%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=96, routed)          2.637     8.227    sm/D_states_q_reg[1]_rep__1_0
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.150     8.377 f  sm/D_stage_q[3]_i_3/O
                         net (fo=18, routed)          0.509     8.886    sm/D_stage_q[3]_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.212 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.712     9.924    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X64Y82         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 94.843    

Slack (MET) :             94.843ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.932ns (19.457%)  route 3.858ns (80.543%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=96, routed)          2.637     8.227    sm/D_states_q_reg[1]_rep__1_0
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.150     8.377 f  sm/D_stage_q[3]_i_3/O
                         net (fo=18, routed)          0.509     8.886    sm/D_stage_q[3]_i_3_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.212 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.712     9.924    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.501   104.905    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X64Y82         FDPE (Recov_fdpe_C_PRE)     -0.361   104.767    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.767    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 94.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.008%)  route 1.053ns (84.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=90, routed)          0.764     2.410    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.455 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.289     2.744    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.855     2.045    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X64Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     1.495    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.008%)  route 1.053ns (84.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=90, routed)          0.764     2.410    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.455 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.289     2.744    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.855     2.045    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X64Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     1.495    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.008%)  route 1.053ns (84.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=90, routed)          0.764     2.410    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.455 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.289     2.744    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.855     2.045    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X64Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     1.495    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.008%)  route 1.053ns (84.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=90, routed)          0.764     2.410    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.455 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.289     2.744    fifo_reset_cond/AS[0]
    SLICE_X64Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.855     2.045    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X64Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     1.495    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.249    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.965ns  (logic 11.677ns (32.467%)  route 24.288ns (67.533%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.850     7.433    L_reg/M_sm_pbc[8]
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.557 f  L_reg/L_41ee9463_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.971     8.528    L_reg/L_41ee9463_remainder0_carry_i_24__0_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.652 f  L_reg/L_41ee9463_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.827     9.479    L_reg/L_41ee9463_remainder0_carry__1_i_7__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.152     9.631 f  L_reg/L_41ee9463_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.459    L_reg/L_41ee9463_remainder0_carry_i_20__0_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.352    10.811 r  L_reg/L_41ee9463_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.623    11.433    L_reg/L_41ee9463_remainder0_carry_i_10__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.326    11.759 r  L_reg/L_41ee9463_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.759    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.309 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.531 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.342    L_reg/L_41ee9463_remainder0_1[4]
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.323    13.665 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.721    14.386    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.328    14.714 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.803    15.517    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.148    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    16.529    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.356    16.885 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.054    17.938    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.326    18.264 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.994    19.259    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.005    20.388    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.512    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.910 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.910    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.132 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.203    22.335    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I2_O)        0.299    22.634 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.783    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.907 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.902    23.809    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.117    23.926 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.204    25.130    L_reg/i__carry_i_13__1_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.332    25.462 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.656    26.118    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.242 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.867    27.109    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150    27.259 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.708    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.326    28.034 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.034    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.999 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.858    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.307    30.165 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.316    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.440 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.255    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.876    32.255    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.379 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.156    33.534    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y73         LUT4 (Prop_lut4_I3_O)        0.152    33.686 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.652    37.338    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.092 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.092    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.808ns  (logic 11.492ns (32.094%)  route 24.316ns (67.906%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.717     7.298    L_reg/M_sm_pac[7]
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.152     7.450 f  L_reg/L_41ee9463_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.803     8.253    L_reg/L_41ee9463_remainder0_carry__0_i_11_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.332     8.585 r  L_reg/L_41ee9463_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.294     9.879    L_reg/L_41ee9463_remainder0_carry__0_i_9_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.152    10.031 f  L_reg/L_41ee9463_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.297    L_reg/L_41ee9463_remainder0_carry_i_15_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.629 r  L_reg/L_41ee9463_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.800    11.429    L_reg/L_41ee9463_remainder0_carry_i_8_n_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.579 r  L_reg/L_41ee9463_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.342    11.921    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.519 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.519    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.636    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.855 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.677    13.532    L_reg/L_41ee9463_remainder0[8]
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.295    13.827 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.173    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.040    16.164    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.288 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.978    17.266    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.152    17.418 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.684    18.103    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I1_O)        0.360    18.463 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.970    19.432    L_reg/i__carry_i_11_n_0
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.254    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.761 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.761    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.875 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.875    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.209 f  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.851    22.060    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.303    22.363 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.524    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    22.648 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.028    23.676    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.124    23.800 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.796    24.595    L_reg/i__carry_i_13_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.719 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           1.222    25.941    L_reg/i__carry_i_24_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.065 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.887    L_reg/i__carry_i_13_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.401    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.332    27.733 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.733    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.283 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.731 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.117    29.848    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.303    30.151 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    30.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    31.406    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    31.530 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    31.817    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124    31.941 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.836    32.777    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.124    32.901 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.464    37.365    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.933 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.933    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.796ns  (logic 11.730ns (32.768%)  route 24.067ns (67.232%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.717     7.298    L_reg/M_sm_pac[7]
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.152     7.450 f  L_reg/L_41ee9463_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.803     8.253    L_reg/L_41ee9463_remainder0_carry__0_i_11_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.332     8.585 r  L_reg/L_41ee9463_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.294     9.879    L_reg/L_41ee9463_remainder0_carry__0_i_9_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.152    10.031 f  L_reg/L_41ee9463_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.297    L_reg/L_41ee9463_remainder0_carry_i_15_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.629 r  L_reg/L_41ee9463_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.800    11.429    L_reg/L_41ee9463_remainder0_carry_i_8_n_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.579 r  L_reg/L_41ee9463_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.342    11.921    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.519 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.519    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.636    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.855 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.677    13.532    L_reg/L_41ee9463_remainder0[8]
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.295    13.827 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.173    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.040    16.164    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.288 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.978    17.266    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.152    17.418 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.684    18.103    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I1_O)        0.360    18.463 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.970    19.432    L_reg/i__carry_i_11_n_0
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.254    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.761 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.761    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.875 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.875    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.209 f  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.851    22.060    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.303    22.363 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.524    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    22.648 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.028    23.676    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.124    23.800 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.796    24.595    L_reg/i__carry_i_13_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.719 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           1.222    25.941    L_reg/i__carry_i_24_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.065 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.887    L_reg/i__carry_i_13_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.401    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.332    27.733 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.733    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.283 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.731 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.117    29.848    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.303    30.151 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    30.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    31.406    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    31.530 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    31.817    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124    31.941 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.836    32.777    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I3_O)        0.152    32.929 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.215    37.144    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.921 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.921    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.730ns  (logic 11.497ns (32.179%)  route 24.232ns (67.821%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.717     7.298    L_reg/M_sm_pac[7]
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.152     7.450 f  L_reg/L_41ee9463_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.803     8.253    L_reg/L_41ee9463_remainder0_carry__0_i_11_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.332     8.585 r  L_reg/L_41ee9463_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.294     9.879    L_reg/L_41ee9463_remainder0_carry__0_i_9_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.152    10.031 f  L_reg/L_41ee9463_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.297    L_reg/L_41ee9463_remainder0_carry_i_15_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.629 r  L_reg/L_41ee9463_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.800    11.429    L_reg/L_41ee9463_remainder0_carry_i_8_n_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.579 r  L_reg/L_41ee9463_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.342    11.921    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.519 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.519    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.636    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.855 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.677    13.532    L_reg/L_41ee9463_remainder0[8]
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.295    13.827 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.173    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.040    16.164    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.288 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.978    17.266    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.152    17.418 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.684    18.103    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I1_O)        0.360    18.463 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.970    19.432    L_reg/i__carry_i_11_n_0
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.254    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.761 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.761    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.875 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.875    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.209 f  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.851    22.060    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.303    22.363 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.524    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    22.648 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.028    23.676    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.124    23.800 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.796    24.595    L_reg/i__carry_i_13_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.719 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           1.222    25.941    L_reg/i__carry_i_24_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.065 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.887    L_reg/i__carry_i_13_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.401    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.332    27.733 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.733    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.283 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.731 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.117    29.848    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.303    30.151 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    30.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.423    30.849    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    30.973 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.973    31.947    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    32.071 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.591    32.662    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I1_O)        0.124    32.786 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.496    37.281    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.855 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.855    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.690ns  (logic 11.689ns (32.752%)  route 24.001ns (67.248%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.717     7.298    L_reg/M_sm_pac[7]
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.152     7.450 f  L_reg/L_41ee9463_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.803     8.253    L_reg/L_41ee9463_remainder0_carry__0_i_11_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.332     8.585 r  L_reg/L_41ee9463_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.294     9.879    L_reg/L_41ee9463_remainder0_carry__0_i_9_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.152    10.031 f  L_reg/L_41ee9463_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.297    L_reg/L_41ee9463_remainder0_carry_i_15_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.629 r  L_reg/L_41ee9463_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.800    11.429    L_reg/L_41ee9463_remainder0_carry_i_8_n_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.579 r  L_reg/L_41ee9463_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.342    11.921    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.519 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.519    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.636    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.855 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.677    13.532    L_reg/L_41ee9463_remainder0[8]
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.295    13.827 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.173    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.040    16.164    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.288 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.978    17.266    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.152    17.418 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.684    18.103    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I1_O)        0.360    18.463 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.970    19.432    L_reg/i__carry_i_11_n_0
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.254    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.761 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.761    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.875 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.875    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.209 f  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.851    22.060    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.303    22.363 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.524    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    22.648 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.028    23.676    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.124    23.800 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.796    24.595    L_reg/i__carry_i_13_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.719 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           1.222    25.941    L_reg/i__carry_i_24_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.065 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.887    L_reg/i__carry_i_13_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.401    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.332    27.733 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.733    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.283 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.731 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.117    29.848    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.303    30.151 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    30.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.423    30.849    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    30.973 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.973    31.947    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    32.071 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.985    33.055    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.152    33.207 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.870    37.078    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    40.815 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.815    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.630ns  (logic 11.439ns (32.104%)  route 24.191ns (67.896%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.850     7.433    L_reg/M_sm_pbc[8]
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.557 f  L_reg/L_41ee9463_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.971     8.528    L_reg/L_41ee9463_remainder0_carry_i_24__0_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.652 f  L_reg/L_41ee9463_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.827     9.479    L_reg/L_41ee9463_remainder0_carry__1_i_7__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.152     9.631 f  L_reg/L_41ee9463_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.459    L_reg/L_41ee9463_remainder0_carry_i_20__0_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.352    10.811 r  L_reg/L_41ee9463_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.623    11.433    L_reg/L_41ee9463_remainder0_carry_i_10__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.326    11.759 r  L_reg/L_41ee9463_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.759    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.309 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.531 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.342    L_reg/L_41ee9463_remainder0_1[4]
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.323    13.665 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.721    14.386    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.328    14.714 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.803    15.517    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.148    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    16.529    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.356    16.885 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.054    17.938    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.326    18.264 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.994    19.259    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.005    20.388    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.512    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.910 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.910    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.132 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.203    22.335    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I2_O)        0.299    22.634 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.783    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.907 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.902    23.809    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.117    23.926 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.204    25.130    L_reg/i__carry_i_13__1_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.332    25.462 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.656    26.118    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.242 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.867    27.109    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150    27.259 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.708    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.326    28.034 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.034    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.999 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.858    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.307    30.165 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.316    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.440 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.255    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.876    32.255    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.379 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.941    33.320    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.124    33.444 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.770    37.213    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.757 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.757    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.538ns  (logic 11.440ns (32.191%)  route 24.098ns (67.809%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.850     7.433    L_reg/M_sm_pbc[8]
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.557 f  L_reg/L_41ee9463_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.971     8.528    L_reg/L_41ee9463_remainder0_carry_i_24__0_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.652 f  L_reg/L_41ee9463_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.827     9.479    L_reg/L_41ee9463_remainder0_carry__1_i_7__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.152     9.631 f  L_reg/L_41ee9463_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.459    L_reg/L_41ee9463_remainder0_carry_i_20__0_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.352    10.811 r  L_reg/L_41ee9463_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.623    11.433    L_reg/L_41ee9463_remainder0_carry_i_10__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.326    11.759 r  L_reg/L_41ee9463_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.759    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.309 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.531 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.342    L_reg/L_41ee9463_remainder0_1[4]
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.323    13.665 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.721    14.386    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.328    14.714 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.803    15.517    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.148    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    16.529    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.356    16.885 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.054    17.938    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.326    18.264 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.994    19.259    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.005    20.388    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.512    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.910 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.910    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.132 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.203    22.335    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I2_O)        0.299    22.634 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.783    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.907 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.902    23.809    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.117    23.926 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.204    25.130    L_reg/i__carry_i_13__1_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.332    25.462 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.656    26.118    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.242 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.867    27.109    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150    27.259 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.708    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.326    28.034 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.034    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.999 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.858    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.307    30.165 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.316    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.440 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.255    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.876    32.255    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.379 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.977    33.356    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y73         LUT4 (Prop_lut4_I3_O)        0.124    33.480 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.639    37.120    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.665 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.665    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.516ns  (logic 11.630ns (32.745%)  route 23.886ns (67.255%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.850     7.433    L_reg/M_sm_pbc[8]
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.557 f  L_reg/L_41ee9463_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.971     8.528    L_reg/L_41ee9463_remainder0_carry_i_24__0_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.652 f  L_reg/L_41ee9463_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.827     9.479    L_reg/L_41ee9463_remainder0_carry__1_i_7__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.152     9.631 f  L_reg/L_41ee9463_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.459    L_reg/L_41ee9463_remainder0_carry_i_20__0_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.352    10.811 r  L_reg/L_41ee9463_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.623    11.433    L_reg/L_41ee9463_remainder0_carry_i_10__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.326    11.759 r  L_reg/L_41ee9463_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.759    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.309 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.531 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.342    L_reg/L_41ee9463_remainder0_1[4]
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.323    13.665 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.721    14.386    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.328    14.714 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.803    15.517    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.148    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    16.529    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.356    16.885 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.054    17.938    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.326    18.264 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.994    19.259    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.005    20.388    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.512    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.910 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.910    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.132 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.203    22.335    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I2_O)        0.299    22.634 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.783    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.907 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.902    23.809    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.117    23.926 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.204    25.130    L_reg/i__carry_i_13__1_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.332    25.462 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.656    26.118    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.242 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.867    27.109    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150    27.259 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.708    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.326    28.034 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.034    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.999 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.858    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.307    30.165 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.316    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.255    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.379 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.876    32.255    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.379 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.941    33.320    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y73         LUT4 (Prop_lut4_I3_O)        0.150    33.470 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.464    36.934    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.643 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.643    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.479ns  (logic 11.405ns (32.146%)  route 24.074ns (67.854%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.850     7.433    L_reg/M_sm_pbc[8]
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.557 f  L_reg/L_41ee9463_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.971     8.528    L_reg/L_41ee9463_remainder0_carry_i_24__0_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.652 f  L_reg/L_41ee9463_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.827     9.479    L_reg/L_41ee9463_remainder0_carry__1_i_7__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.152     9.631 f  L_reg/L_41ee9463_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.459    L_reg/L_41ee9463_remainder0_carry_i_20__0_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.352    10.811 r  L_reg/L_41ee9463_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.623    11.433    L_reg/L_41ee9463_remainder0_carry_i_10__0_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.326    11.759 r  L_reg/L_41ee9463_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.759    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.309 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.531 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.342    L_reg/L_41ee9463_remainder0_1[4]
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.323    13.665 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.721    14.386    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.328    14.714 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.803    15.517    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.148    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.864    16.529    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.356    16.885 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.054    17.938    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.326    18.264 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.994    19.259    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.005    20.388    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.512    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.910 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.910    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.132 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.203    22.335    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X31Y74         LUT5 (Prop_lut5_I2_O)        0.299    22.634 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    22.783    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.907 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.902    23.809    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.117    23.926 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.204    25.130    L_reg/i__carry_i_13__1_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.332    25.462 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.656    26.118    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I4_O)        0.124    26.242 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.867    27.109    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150    27.259 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.708    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y71         LUT5 (Prop_lut5_I0_O)        0.326    28.034 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.034    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.999 f  bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.858    bseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.307    30.165 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.316    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.255    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I1_O)        0.124    31.379 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.876    32.255    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.379 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.356    33.735    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.124    33.859 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.237    37.096    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.606 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.606    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.339ns  (logic 11.677ns (33.043%)  route 23.662ns (66.957%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.717     7.298    L_reg/M_sm_pac[7]
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.152     7.450 f  L_reg/L_41ee9463_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.803     8.253    L_reg/L_41ee9463_remainder0_carry__0_i_11_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I2_O)        0.332     8.585 r  L_reg/L_41ee9463_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.294     9.879    L_reg/L_41ee9463_remainder0_carry__0_i_9_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.152    10.031 f  L_reg/L_41ee9463_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266    10.297    L_reg/L_41ee9463_remainder0_carry_i_15_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.629 r  L_reg/L_41ee9463_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.800    11.429    L_reg/L_41ee9463_remainder0_carry_i_8_n_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.579 r  L_reg/L_41ee9463_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.342    11.921    aseg_driver/decimal_renderer/DI[2]
    SLICE_X42Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.519 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.519    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.636    aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.855 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.677    13.532    L_reg/L_41ee9463_remainder0[8]
    SLICE_X43Y86         LUT5 (Prop_lut5_I4_O)        0.295    13.827 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.173    15.000    L_reg/i__carry__1_i_10_n_0
    SLICE_X43Y85         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.040    16.164    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.288 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.978    17.266    L_reg/i__carry_i_16__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.152    17.418 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.684    18.103    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I1_O)        0.360    18.463 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.970    19.432    L_reg/i__carry_i_11_n_0
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.254    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.761 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.761    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.875 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.875    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.209 f  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.851    22.060    L_reg/L_41ee9463_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.303    22.363 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.524    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124    22.648 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.028    23.676    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.124    23.800 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.796    24.595    L_reg/i__carry_i_13_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.719 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           1.222    25.941    L_reg/i__carry_i_24_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124    26.065 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.887    L_reg/i__carry_i_13_n_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.152    27.039 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.401    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I0_O)        0.332    27.733 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.733    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.283 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.731 r  aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.117    29.848    aseg_driver/decimal_renderer/L_41ee9463_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.303    30.151 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    30.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.423    30.849    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y83         LUT3 (Prop_lut3_I1_O)        0.124    30.973 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.973    31.947    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    32.071 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.983    33.053    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y82         LUT4 (Prop_lut4_I0_O)        0.152    33.205 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.534    36.739    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    40.464 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.464    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1618197212[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.477ns (73.845%)  route 0.523ns (26.155%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.591     1.535    forLoop_idx_0_1618197212[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1618197212[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_1618197212[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.772    forLoop_idx_0_1618197212[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  forLoop_idx_0_1618197212[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.869    forLoop_idx_0_1618197212[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  forLoop_idx_0_1618197212[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=15, routed)          0.398     2.312    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.535 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2124846612[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.460ns (72.589%)  route 0.552ns (27.411%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.592     1.536    forLoop_idx_0_2124846612[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_2124846612[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2124846612[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_2124846612[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_2124846612[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_2124846612[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_2124846612[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.423     2.318    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.548 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.548    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2124846612[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.489ns (73.053%)  route 0.549ns (26.947%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.591     1.535    forLoop_idx_0_2124846612[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_2124846612[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_2124846612[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.771    forLoop_idx_0_2124846612[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  forLoop_idx_0_2124846612[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.868    forLoop_idx_0_2124846612[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  forLoop_idx_0_2124846612[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.425     2.338    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.572 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.572    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1618197212[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.458ns (71.278%)  route 0.587ns (28.722%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.590     1.534    forLoop_idx_0_1618197212[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_1618197212[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1618197212[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.133     1.808    forLoop_idx_0_1618197212[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  forLoop_idx_0_1618197212[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.905    forLoop_idx_0_1618197212[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  forLoop_idx_0_1618197212[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          0.402     2.352    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.579 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.579    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1618197212[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.480ns (71.953%)  route 0.577ns (28.047%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.589     1.533    forLoop_idx_0_1618197212[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_1618197212[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_1618197212[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.769    forLoop_idx_0_1618197212[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  forLoop_idx_0_1618197212[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.866    forLoop_idx_0_1618197212[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  forLoop_idx_0_1618197212[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=19, routed)          0.453     2.364    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.589 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.589    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.383ns (65.966%)  route 0.713ns (34.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.713     2.355    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.597 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.597    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.350ns (62.105%)  route 0.823ns (37.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.823     2.468    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.677 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.677    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.396ns (63.097%)  route 0.817ns (36.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.557     1.501    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_fdpe_C_Q)         0.164     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.817     2.481    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.714 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.714    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.461ns (61.265%)  route 0.924ns (38.735%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.563     1.507    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.747    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X52Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.792 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.264     2.056    cond_butt_next_play/sel
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.101 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.560     2.661    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.891 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.891    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.396ns (58.344%)  route 0.997ns (41.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.997     2.660    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.892 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1618197212[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 1.500ns (28.801%)  route 3.708ns (71.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.708     5.208    forLoop_idx_0_1618197212[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1618197212[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.504     4.908    forLoop_idx_0_1618197212[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_1618197212[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1618197212[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.502ns (31.326%)  route 3.293ns (68.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.293     4.796    forLoop_idx_0_1618197212[0].cond_butt_dirs/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1618197212[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.508     4.912    forLoop_idx_0_1618197212[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1618197212[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.490ns (31.197%)  route 3.285ns (68.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.285     4.775    forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y61         FDRE                                         r  forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.505     4.909    forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.488ns (33.241%)  route 2.987ns (66.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.987     4.475    forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D[0]
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.441     4.845    forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.496ns (39.795%)  route 2.263ns (60.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.263     3.758    reset_cond/AS[0]
    SLICE_X51Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.496ns (39.795%)  route 2.263ns (60.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.263     3.758    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.496ns (39.795%)  route 2.263ns (60.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.263     3.758    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.496ns (39.795%)  route 2.263ns (60.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.263     3.758    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.496ns (39.795%)  route 2.263ns (60.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.263     3.758    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.493ns (42.175%)  route 2.047ns (57.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.047     3.541    cond_butt_next_play/sync/D[0]
    SLICE_X52Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.435     4.839    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2124846612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.236ns (34.960%)  route 0.439ns (65.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.439     0.675    forLoop_idx_0_2124846612[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_2124846612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.861     2.051    forLoop_idx_0_2124846612[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_2124846612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2124846612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.230ns (33.366%)  route 0.459ns (66.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.459     0.689    forLoop_idx_0_2124846612[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_2124846612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.862     2.052    forLoop_idx_0_2124846612[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_2124846612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.261ns (22.419%)  route 0.903ns (77.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.903     1.165    cond_butt_next_play/sync/D[0]
    SLICE_X52Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.827     2.017    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.263ns (20.664%)  route 1.011ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.011     1.274    reset_cond/AS[0]
    SLICE_X51Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.263ns (20.664%)  route 1.011ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.011     1.274    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.263ns (20.664%)  route 1.011ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.011     1.274    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.263ns (20.664%)  route 1.011ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.011     1.274    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.263ns (20.664%)  route 1.011ns (79.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.011     1.274    reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.255ns (16.161%)  route 1.324ns (83.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.324     1.580    forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D[0]
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.833     2.023    forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  forLoop_idx_0_1618197212[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.257ns (14.587%)  route 1.507ns (85.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.507     1.765    forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y61         FDRE                                         r  forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.860     2.049    forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  forLoop_idx_0_1618197212[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





