set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {breg_ula.vho breg_ula_vhd.sdo}}
	{{"Fast Model"} {breg_ula_fast.vho breg_ula_vhd_fast.sdo}}
}
