[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  25756       tick       3122388       1452928       1404075       3122388 
      2  25756       tick       4247469       2078567       2058957       4247469 
      3  25756       tick       4239144       2074805       2052979       4239144 
      4  25756       tick       4231553       2071197       2056435       4231553 
      5  25756       tick       4209902       2060767       2038166       4209902 
      6  25756       tick       4267914       2087945       2070079       4267914 
      7  25756       tick       4232205       2070719       2055148       4232205 
      8  25756       tick       4232842       2071714       2051233       4232842 
      9  25756       tick       4225730       2068679       2053947       4225730 
     10  25756       tick       4172386       2042492       2027961       4172386 
     11  25756       tick       4291291       2099848       2076806       4291291 
     12  25756       tick       4240415       2075633       2053333       4240415 
     13  25756       tick       4241452       2076021       2048831       4241452 
     14  25756       tick       4234718       2071463       2056684       4234718 
     15  25756       tick       4231392       2071621       2055798       4231392 
     16  25756       tick       4237142       2073791       2052920       4237142 
     17  25756       tick       4238980       2074818       2055994       4238980 
     18  25756       tick       4228087       2068885       2049057       4228087 
     19  25756       tick       4234162       2072281       2053198       4234162 
     20  25756       tick       4229451       2070338       2053471       4229451 
     21  25756       tick       4238372       2073840       2051468       4238372 
     22  25756       exit       2061326       1008344        995215       2061326 
