---
content_type: resource
description: This file contains information about the lab assignment, for which student
  is supposed to write an RTL model of a two-stage pipelined MIPS processor using
  Verilog.
file: https://ol-ocw-studio-app-production.s3.amazonaws.com/courses/6-884-complex-digital-systems-spring-2005/aef8b6e400e1108a87c1b3bb131d86dc_lab1.pdf
file_type: application/pdf
resourcetype: Document
title: lab1.pdf
uid: aef8b6e4-00e1-108a-87c1-b3bb131d86dc
---
