Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/fel/Desktop/mcs/addShift_TB_isim_beh.exe -prj /home/fel/Desktop/mcs/addShift_TB_beh.prj work.addShift_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/addShift.vhd" into library work
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/addShift_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37808 KB
Fuse CPU Usage: 680 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture imp of entity addShift [\addShift(4)\]
Compiling architecture beh of entity addshift_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/fel/Desktop/mcs/addShift_TB_isim_beh.exe
Fuse Memory Usage: 88332 KB
Fuse CPU Usage: 770 ms
GCC CPU Usage: 220 ms
