# 30-Days-of-RTL-Learning

# Description :

 Embark on a transformative journey through 30 days of Verilog coding, where each day unveils new insights into hardware description and design.

 # Table of contents :

 1. [DAY 1 - HALF ADDER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/DAY%201)
 2. DAY 2 - FULL ADDER
 3. DAY 3 - MULTIPLEXER
