============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:11:09 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (124 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) alu_2nd_operand_source_stage3_reg/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST9/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    4876                  
             Slack:=     124                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  alu_2nd_operand_source_stage3_reg/clk                 -       -         R     (arrival)          472    -     0     -       0 
  alu_2nd_operand_source_stage3_reg/q                   (u)     clk->q    R     unmapped_d_flop     32 31.8     0   340     340 
  mux_539_34_g32/z                                      (u)     sel0->z   R     unmapped_bmux3     102 26.5     0   248     589 
  rv32i_alu_instance/csa_mux_a_mux_599_23/g90/z         (u)     in_0->z   R     unmapped_xor2        3 15.9     0   158     746 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g4/z    (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60     807 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g5/z    (u)     in_2->z   R     unmapped_nand3       2 10.6     0    99     906 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g69/z   (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60     966 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g516/z  (u)     in_1->z   R     unmapped_nand2       3 15.9     0    80    1046 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g134/z  (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1107 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g135/z  (u)     in_1->z   R     unmapped_nand2       5 26.5     0    98    1205 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g277/z  (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    1265 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g278/z  (u)     in_1->z   R     unmapped_nand2       9 47.7     0   127    1392 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g343/z  (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1453 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g344/z  (u)     in_1->z   R     unmapped_nand2      16 21.2     0   122    1576 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g382/z  (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    1636 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g383/z  (u)     in_1->z   R     unmapped_nand2       1  5.3     0    60    1696 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g465/z  (u)     in_0->z   F     unmapped_xnor2       1  5.3     0   138    1834 
  rv32i_alu_instance/mux_operation_result_623_11_g307/z (u)     data0->z  F     unmapped_mux16       1  5.3     0   230    2064 
  mux_writeback_multiplexer_output_515_11_g45/z         (u)     data0->z  F     unmapped_mux12      33 31.8     0   302    2366 
  integer_file_instance/mux_1015_14_g2792/z             (u)     data31->z F     unmapped_mux66       4 21.2     0   417    2783 
  branch_decision_instance/lt_720_14/g16/z              (u)     in_0->z   R     unmapped_not         2 10.6     0    46    2829 
  branch_decision_instance/lt_720_14/g71/z              (u)     in_1->z   F     unmapped_nor2        2 10.6     0    70    2899 
  branch_decision_instance/lt_720_14/g132/z             (u)     in_1->z   R     unmapped_nor2        1  5.3     0    60    2960 
  branch_decision_instance/lt_720_14/g134/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3020 
  branch_decision_instance/lt_720_14/g205/z             (u)     in_0->z   R     unmapped_nor2        1  5.3     0    60    3080 
  branch_decision_instance/lt_720_14/g207/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3141 
  branch_decision_instance/lt_720_14/g280/z             (u)     in_1->z   R     unmapped_nor2        1  5.3     0    60    3202 
  branch_decision_instance/lt_720_14/g282/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3262 
  branch_decision_instance/lt_720_14/g356/z             (u)     in_0->z   R     unmapped_nor2        1  5.3     0    60    3322 
  branch_decision_instance/lt_720_14/g358/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3383 
  branch_decision_instance/lt_720_14/g402/z             (u)     in_0->z   R     unmapped_nand2       1  5.3     0    60    3444 
  branch_decision_instance/lt_720_14/g34/z              (u)     in_0->z   F     unmapped_not         3 15.9     0    56    3500 
  branch_decision_instance/mux_712_18_g1/z              (u)     data0->z  F     unmapped_bmux3       2 10.6     0   148    3647 
  branch_decision_instance/g10/z                        (u)     in_0->z   R     unmapped_not         1  5.3     0    36    3683 
  branch_decision_instance/mux_756_14_g90/z             (u)     data4->z  R     unmapped_mux16       3 15.9     0   250    3933 
  mux_318_4_g31/z                                       (u)     sel0->z   R     unmapped_bmux3       2 10.6     0   148    4080 
  g563/z                                                (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4117 
  g587/z                                                (u)     in_1->z   R     unmapped_nor2        1  5.3     0    60    4177 
  csr_file_instance/g3210/z                             (u)     in_0->z   F     unmapped_not         4 21.2     0    66    4243 
  csr_file_instance/g3353/z                             (u)     in_0->z   R     unmapped_nand2       1  5.3     0    60    4303 
  csr_file_instance/g3354/z                             (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4339 
  csr_file_instance/g3363/z                             (u)     in_1->z   R     unmapped_nand4       3 15.9     0   164    4504 
  csr_file_instance/g3364/z                             (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4540 
  csr_file_instance/g3365/z                             (u)     in_1->z   R     unmapped_nor2        3 15.9     0    80    4620 
  csr_file_instance/g2281/z                             (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4656 
  csr_file_instance/g3392/z                             (u)     in_1->z   R     unmapped_nand2       2 10.6     0    70    4727 
  csr_file_instance/RC_CG_OR3831/z                      (u)     in_2->z   R     unmapped_or3         1  5.3     0    89    4816 
  csr_file_instance/RC_CG_HIER_INST9/g2/z               (u)     in_0->z   R     unmapped_or2         1  5.3     0    60    4876 
  csr_file_instance/RC_CG_HIER_INST9/enl_reg/d          -       -         R     unmapped_latch       1    -     -     0    4876 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (259 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) alu_2nd_operand_source_stage3_reg/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST7/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    4741                  
             Slack:=     259                  

#-------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                      Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------
  alu_2nd_operand_source_stage3_reg/clk                 -       -         R     (arrival)          472    -     0     -       0 
  alu_2nd_operand_source_stage3_reg/q                   (u)     clk->q    R     unmapped_d_flop     32 31.8     0   340     340 
  mux_539_34_g32/z                                      (u)     sel0->z   R     unmapped_bmux3     102 26.5     0   248     589 
  rv32i_alu_instance/csa_mux_a_mux_599_23/g90/z         (u)     in_0->z   R     unmapped_xor2        3 15.9     0   158     746 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g4/z    (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60     807 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g5/z    (u)     in_2->z   R     unmapped_nand3       2 10.6     0    99     906 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g69/z   (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60     966 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g516/z  (u)     in_1->z   R     unmapped_nand2       3 15.9     0    80    1046 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g134/z  (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1107 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g135/z  (u)     in_1->z   R     unmapped_nand2       5 26.5     0    98    1205 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g277/z  (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    1265 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g278/z  (u)     in_1->z   R     unmapped_nand2       9 47.7     0   127    1392 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g343/z  (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1453 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g344/z  (u)     in_1->z   R     unmapped_nand2      16 21.2     0   122    1576 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g382/z  (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    1636 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g383/z  (u)     in_1->z   R     unmapped_nand2       1  5.3     0    60    1696 
  rv32i_alu_instance/csa_tree_add_626_25_groupi/g465/z  (u)     in_0->z   F     unmapped_xnor2       1  5.3     0   138    1834 
  rv32i_alu_instance/mux_operation_result_623_11_g307/z (u)     data0->z  F     unmapped_mux16       1  5.3     0   230    2064 
  mux_writeback_multiplexer_output_515_11_g45/z         (u)     data0->z  F     unmapped_mux12      33 31.8     0   302    2366 
  integer_file_instance/mux_1015_14_g2792/z             (u)     data31->z F     unmapped_mux66       4 21.2     0   417    2783 
  branch_decision_instance/lt_720_14/g16/z              (u)     in_0->z   R     unmapped_not         2 10.6     0    46    2829 
  branch_decision_instance/lt_720_14/g71/z              (u)     in_1->z   F     unmapped_nor2        2 10.6     0    70    2899 
  branch_decision_instance/lt_720_14/g132/z             (u)     in_1->z   R     unmapped_nor2        1  5.3     0    60    2960 
  branch_decision_instance/lt_720_14/g134/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3020 
  branch_decision_instance/lt_720_14/g205/z             (u)     in_0->z   R     unmapped_nor2        1  5.3     0    60    3080 
  branch_decision_instance/lt_720_14/g207/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3141 
  branch_decision_instance/lt_720_14/g280/z             (u)     in_1->z   R     unmapped_nor2        1  5.3     0    60    3202 
  branch_decision_instance/lt_720_14/g282/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3262 
  branch_decision_instance/lt_720_14/g356/z             (u)     in_0->z   R     unmapped_nor2        1  5.3     0    60    3322 
  branch_decision_instance/lt_720_14/g358/z             (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60    3383 
  branch_decision_instance/lt_720_14/g402/z             (u)     in_0->z   R     unmapped_nand2       1  5.3     0    60    3444 
  branch_decision_instance/lt_720_14/g34/z              (u)     in_0->z   F     unmapped_not         3 15.9     0    56    3500 
  branch_decision_instance/mux_712_18_g1/z              (u)     data0->z  F     unmapped_bmux3       2 10.6     0   148    3647 
  branch_decision_instance/g10/z                        (u)     in_0->z   R     unmapped_not         1  5.3     0    36    3683 
  branch_decision_instance/mux_756_14_g90/z             (u)     data4->z  R     unmapped_mux16       3 15.9     0   250    3933 
  mux_318_4_g31/z                                       (u)     sel0->z   R     unmapped_bmux3       2 10.6     0   148    4080 
  g563/z                                                (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4117 
  g587/z                                                (u)     in_1->z   R     unmapped_nor2        1  5.3     0    60    4177 
  csr_file_instance/g3210/z                             (u)     in_0->z   F     unmapped_not         4 21.2     0    66    4243 
  csr_file_instance/g3353/z                             (u)     in_0->z   R     unmapped_nand2       1  5.3     0    60    4303 
  csr_file_instance/g3354/z                             (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4339 
  csr_file_instance/g3363/z                             (u)     in_1->z   R     unmapped_nand4       3 15.9     0   164    4504 
  csr_file_instance/g3364/z                             (u)     in_0->z   F     unmapped_not         1  5.3     0    36    4540 
  csr_file_instance/g3365/z                             (u)     in_1->z   R     unmapped_nor2        3 15.9     0    80    4620 
  csr_file_instance/RC_CG_OR3829/z                      (u)     in_1->z   R     unmapped_or2         1  5.3     0    60    4681 
  csr_file_instance/RC_CG_HIER_INST7/g2/z               (u)     in_0->z   R     unmapped_or2         1  5.3     0    60    4741 
  csr_file_instance/RC_CG_HIER_INST7/enl_reg/d          -       -         R     unmapped_latch       1    -     -     0    4741 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST37/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4974/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5001/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST37/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST37/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST35/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4971/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5010/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST35/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST35/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST33/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4986/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5009/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST33/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST33/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST32/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4986/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5008/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST32/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST32/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST30/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4974/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5000/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST30/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST30/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST29/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4972/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g4997/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST29/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST29/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST28/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4985/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5007/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST28/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST28/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST27/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4985/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5006/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST27/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST27/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST25/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4984/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5005/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST25/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST25/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST24/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4984/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5004/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST24/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST24/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST22/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4975/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5002/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST22/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST22/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST21/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4973/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g4999/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST21/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST21/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST18/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4975/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g5003/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST18/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST18/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST12/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4973/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g4998/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST12/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST12/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST11/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4972/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g4996/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST11/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST11/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (3616 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST10/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=    3616                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z F     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z R     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4971/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1235 
  integer_file_instance/g4995/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1324 
  integer_file_instance/RC_CG_HIER_INST10/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1384 
  integer_file_instance/RC_CG_HIER_INST10/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1384 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (3617 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST23/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1383                  
             Slack:=    3617                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4640/z                     (u)     in_0->z F     unmapped_not         9 47.7     0   103    1081 
  integer_file_instance/g4982/z                     (u)     in_0->z R     unmapped_nor2        1  5.3     0    60    1141 
  integer_file_instance/g4983/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36    1178 
  integer_file_instance/g5011/z                     (u)     in_2->z R     unmapped_nor4        1  5.3     0   145    1322 
  integer_file_instance/RC_CG_HIER_INST23/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1383 
  integer_file_instance/RC_CG_HIER_INST23/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1383 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (3658 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) csr_file_instance/current_state_reg[3]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST1/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1342                  
             Slack:=    3658                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  csr_file_instance/current_state_reg[3]/clk   -       -       R     (arrival)              3    -     0     -       0 
  csr_file_instance/current_state_reg[3]/q     (u)     clk->q  R     unmapped_d_flop        3 15.9     0   274     274 
  csr_file_instance/g3217/z                    (u)     in_0->z F     unmapped_not           2 10.6     0    46     320 
  csr_file_instance/g3319/z                    (u)     in_3->z R     unmapped_nand4        43 37.1     0   242     562 
  g627/z                                       (u)     in_0->z F     unmapped_complex2      2 10.6     0    70     633 
  csr_file_instance/g3196/z                    (u)     in_0->z R     unmapped_not          11 58.3     0   115     748 
  csr_file_instance/g3327/z                    (u)     in_1->z F     unmapped_nor2          4 21.2     0    90     838 
  csr_file_instance/g794/z                     (u)     in_2->z R     unmapped_nor4         65 47.7     0   263    1101 
  csr_file_instance/g3329/z                    (u)     in_0->z F     unmapped_not           1  5.3     0    36    1137 
  csr_file_instance/g3458/z                    (u)     in_0->z R     unmapped_nand4         1  5.3     0   145    1282 
  csr_file_instance/RC_CG_HIER_INST1/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60    1342 
  csr_file_instance/RC_CG_HIER_INST1/enl_reg/d -       -       R     unmapped_latch         1    -     -     0    1342 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST40/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4964/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4977/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST40/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST40/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST39/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4964/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4976/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST39/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST39/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST38/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4970/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4994/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST38/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST38/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST36/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4970/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4993/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST36/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST36/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST34/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4969/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4992/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST34/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST34/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST31/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4969/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4991/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST31/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST31/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST26/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4968/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4990/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST26/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST26/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST20/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4966/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4981/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST20/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST20/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST19/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4968/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4989/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST19/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST19/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST17/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4966/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4980/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST17/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST17/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST16/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4967/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4988/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST16/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST16/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST15/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4965/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4979/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST15/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST15/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST14/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4965/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4978/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST14/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST14/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (3719 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_rd_address_stage3_reg[0]/clk
          Clock: (R) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST13/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1281                  
             Slack:=    3719                  

#-------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  instruction_rd_address_stage3_reg[0]/clk          -       -       R     (arrival)          472    -     0     -       0 
  instruction_rd_address_stage3_reg[0]/q            (u)     clk->q  R     unmapped_d_flop     24 26.5     0   329     329 
  integer_file_instance/g4624/z                     (u)     in_0->z F     unmapped_not        19 26.5     0   110     439 
  integer_file_instance/g4671/z                     (u)     in_1->z R     unmapped_nand2       2 10.6     0    70     509 
  integer_file_instance/g4672/z                     (u)     in_0->z F     unmapped_not         2 10.6     0    46     555 
  integer_file_instance/g4687/z                     (u)     in_0->z R     unmapped_nand2       5 26.5     0    98     653 
  integer_file_instance/g4688/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     718 
  integer_file_instance/g4879/z                     (u)     in_0->z R     unmapped_nand2       1  5.3     0    60     779 
  integer_file_instance/g43/z                       (u)     in_0->z R     unmapped_xnor2       8 42.4     0   199     978 
  integer_file_instance/g4967/z                     (u)     in_3->z F     unmapped_nand4       2 10.6     0   154    1132 
  integer_file_instance/g4987/z                     (u)     in_0->z R     unmapped_nor3        1  5.3     0    89    1221 
  integer_file_instance/RC_CG_HIER_INST13/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1281 
  integer_file_instance/RC_CG_HIER_INST13/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1281 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (3889 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_csr_address_stage3_reg[10]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST5/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1111                  
             Slack:=    3889                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                           (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------
  instruction_csr_address_stage3_reg[10]/clk   -       -       R     (arrival)          472    -     0     -       0 
  instruction_csr_address_stage3_reg[10]/q     (u)     clk->q  F     unmapped_d_flop      3 15.9     0   274     274 
  csr_file_instance/g3191/z                    (u)     in_0->z R     unmapped_not         2 10.6     0    46     320 
  csr_file_instance/g3289/z                    (u)     in_1->z F     unmapped_nand4      10 53.0     0   217     538 
  csr_file_instance/g1067/z                    (u)     in_2->z R     unmapped_nor3       34 31.8     0   175     713 
  csr_file_instance/g3290/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     749 
  csr_file_instance/g3431/z                    (u)     in_0->z R     unmapped_nor4        1  5.3     0   145     894 
  csr_file_instance/g3432/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     930 
  csr_file_instance/g3455/z                    (u)     in_1->z R     unmapped_nand2       1  5.3     0    60     990 
  csr_file_instance/RC_CG_OR3827/z             (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1051 
  csr_file_instance/RC_CG_HIER_INST5/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1111 
  csr_file_instance/RC_CG_HIER_INST5/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1111 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (3889 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_csr_address_stage3_reg[10]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST3/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1111                  
             Slack:=    3889                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                           (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------
  instruction_csr_address_stage3_reg[10]/clk   -       -       R     (arrival)          472    -     0     -       0 
  instruction_csr_address_stage3_reg[10]/q     (u)     clk->q  F     unmapped_d_flop      3 15.9     0   274     274 
  csr_file_instance/g3191/z                    (u)     in_0->z R     unmapped_not         2 10.6     0    46     320 
  csr_file_instance/g3289/z                    (u)     in_1->z F     unmapped_nand4      10 53.0     0   217     538 
  csr_file_instance/g1082/z                    (u)     in_2->z R     unmapped_nor3       34 31.8     0   175     713 
  csr_file_instance/g3292/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     749 
  csr_file_instance/g3435/z                    (u)     in_0->z R     unmapped_nor4        1  5.3     0   145     894 
  csr_file_instance/g3436/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     930 
  csr_file_instance/g3457/z                    (u)     in_1->z R     unmapped_nand2       1  5.3     0    60     990 
  csr_file_instance/RC_CG_OR3825/z             (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1051 
  csr_file_instance/RC_CG_HIER_INST3/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1111 
  csr_file_instance/RC_CG_HIER_INST3/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1111 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (3889 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_csr_address_stage3_reg[10]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST2/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    1111                  
             Slack:=    3889                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                           (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------
  instruction_csr_address_stage3_reg[10]/clk   -       -       R     (arrival)          472    -     0     -       0 
  instruction_csr_address_stage3_reg[10]/q     (u)     clk->q  F     unmapped_d_flop      3 15.9     0   274     274 
  csr_file_instance/g3191/z                    (u)     in_0->z R     unmapped_not         2 10.6     0    46     320 
  csr_file_instance/g3289/z                    (u)     in_1->z F     unmapped_nand4      10 53.0     0   217     538 
  csr_file_instance/g60/z                      (u)     in_0->z R     unmapped_nor3       34 31.8     0   175     713 
  csr_file_instance/g3351/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     749 
  csr_file_instance/g3433/z                    (u)     in_0->z R     unmapped_nor4        1  5.3     0   145     894 
  csr_file_instance/g3434/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     930 
  csr_file_instance/g3456/z                    (u)     in_1->z R     unmapped_nand2       1  5.3     0    60     990 
  csr_file_instance/RC_CG_OR/z                 (u)     in_1->z R     unmapped_or2         1  5.3     0    60    1051 
  csr_file_instance/RC_CG_HIER_INST2/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1111 
  csr_file_instance/RC_CG_HIER_INST2/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1111 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (4070 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_csr_address_stage3_reg[10]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST6/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-     930                  
             Slack:=    4070                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                           (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------
  instruction_csr_address_stage3_reg[10]/clk   -       -       R     (arrival)          472    -     0     -       0 
  instruction_csr_address_stage3_reg[10]/q     (u)     clk->q  F     unmapped_d_flop      3 15.9     0   274     274 
  csr_file_instance/g3191/z                    (u)     in_0->z R     unmapped_not         2 10.6     0    46     320 
  csr_file_instance/g3289/z                    (u)     in_1->z F     unmapped_nand4      10 53.0     0   217     538 
  csr_file_instance/g731/z                     (u)     in_0->z R     unmapped_nor3       34 31.8     0   175     713 
  csr_file_instance/g3349/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     749 
  csr_file_instance/g3421/z                    (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     809 
  csr_file_instance/RC_CG_OR3828/z             (u)     in_1->z R     unmapped_or2         1  5.3     0    60     870 
  csr_file_instance/RC_CG_HIER_INST6/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     930 
  csr_file_instance/RC_CG_HIER_INST6/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     930 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (4070 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) instruction_csr_address_stage3_reg[10]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST4/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-     930                  
             Slack:=    4070                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                           (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------
  instruction_csr_address_stage3_reg[10]/clk   -       -       R     (arrival)          472    -     0     -       0 
  instruction_csr_address_stage3_reg[10]/q     (u)     clk->q  F     unmapped_d_flop      3 15.9     0   274     274 
  csr_file_instance/g3191/z                    (u)     in_0->z R     unmapped_not         2 10.6     0    46     320 
  csr_file_instance/g3289/z                    (u)     in_1->z F     unmapped_nand4      10 53.0     0   217     538 
  csr_file_instance/g56/z                      (u)     in_0->z R     unmapped_nor3       34 31.8     0   175     713 
  csr_file_instance/g3350/z                    (u)     in_0->z F     unmapped_not         1  5.3     0    36     749 
  csr_file_instance/g3422/z                    (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     809 
  csr_file_instance/RC_CG_OR3826/z             (u)     in_1->z R     unmapped_or2         1  5.3     0    60     870 
  csr_file_instance/RC_CG_HIER_INST4/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     930 
  csr_file_instance/RC_CG_HIER_INST4/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     930 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (4071 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) csr_file_instance/current_state_reg[3]/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/RC_CG_HIER_INST8/enl_reg/d
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-     929                  
             Slack:=    4071                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  csr_file_instance/current_state_reg[3]/clk   -       -       R     (arrival)              3    -     0     -       0 
  csr_file_instance/current_state_reg[3]/q     (u)     clk->q  F     unmapped_d_flop        3 15.9     0   274     274 
  csr_file_instance/g3217/z                    (u)     in_0->z R     unmapped_not           2 10.6     0    46     320 
  csr_file_instance/g3319/z                    (u)     in_3->z F     unmapped_nand4        43 37.1     0   242     562 
  g627/z                                       (u)     in_0->z R     unmapped_complex2      2 10.6     0    70     633 
  csr_file_instance/g3196/z                    (u)     in_0->z F     unmapped_not          11 58.3     0   115     748 
  csr_file_instance/g3423/z                    (u)     in_1->z R     unmapped_nor2          1  5.3     0    60     808 
  csr_file_instance/RC_CG_OR3830/z             (u)     in_1->z R     unmapped_or2           1  5.3     0    60     869 
  csr_file_instance/RC_CG_HIER_INST8/g2/z      (u)     in_0->z R     unmapped_or2           1  5.3     0    60     929 
  csr_file_instance/RC_CG_HIER_INST8/enl_reg/d -       -       R     unmapped_latch         1    -     -     0     929 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST40/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST40/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST40/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST40/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST40/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST40/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 42: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST39/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST39/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST39/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST39/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST39/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST39/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 43: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST38/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST38/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST38/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST38/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST38/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST38/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 44: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST37/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST37/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST37/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST37/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST37/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST37/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 45: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST36/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST36/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST36/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST36/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST36/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST36/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 46: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST35/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST35/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST35/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST35/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST35/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST35/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 47: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST34/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST34/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST34/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST34/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST34/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST34/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 48: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST33/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST33/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST33/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST33/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST33/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST33/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 49: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST32/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST32/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST32/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST32/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST32/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST32/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 50: MET (4721 ps) Late External Delay Assertion at pin integer_file_instance/RC_CG_HIER_INST31/g4/in_1
          Group: clock
     Startpoint: (R) integer_file_instance/RC_CG_HIER_INST31/enl_reg/ena
          Clock: (F) clock
       Endpoint: (R) integer_file_instance/RC_CG_HIER_INST31/g4/in_1
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-     279                  
             Slack:=    4721                  

#-------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  integer_file_instance/RC_CG_HIER_INST31/enl_reg/ena -       -      R     (arrival)           1    -     0     -    5000 
  integer_file_instance/RC_CG_HIER_INST31/enl_reg/q   (u)     ena->q R     unmapped_latch      1  5.3     0   279    5279 
  integer_file_instance/RC_CG_HIER_INST31/g4/in_1     (b)     -      R     unmapped_and2       -    -     -     0    5279 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

