module ALU_bitMiddle(a, b, sel, Cin, Cout, out);
input logic a, b, Cin;
input logic[2:0]sel;
output logic Cout;
output logic out;

logic [4:0] totalOut;


AddandSub (totalOut[4], S, Sub, A, B, Cin);
AND1(totalOut[3], a, b);
OR1(totalOut[2], a, b);
XOR1(totalOut[1], a, b);
XNOR1(totalOut[0], a, b);

mux5_1 (totalOut[0], totalOut[1], totalOut[2], totalOut[3], totalOut[4], sel, out);

endmodule 


