// Seed: 1579715865
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7,
    input supply1 id_8
);
  assign id_2 = id_0 ? id_0 < id_8 : id_0 - 1;
  assign id_3 = 1;
  logic id_10;
  ;
  assign id_3 = id_8;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd22,
    parameter id_6 = 32'd68
) (
    input tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    input wire _id_3,
    inout uwire id_4,
    output wor id_5,
    output wire _id_6
);
  logic [id_3  >  id_6 : 1] id_8;
  logic id_9;
  ;
  tri id_10 = 1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_1,
      id_2,
      id_4,
      id_5,
      id_5,
      id_2
  );
endmodule
