{
  "source_file": "6502 instructions.txt",
  "source_md5": "0e1050a5f686796f55d362ceb1994410",
  "context": "Comprehensive 6502 Instruction Set Reference from mass:werk",
  "splits": [
    {
      "start": 1,
      "end": 5,
      "ignore": true,
      "reason": "Page header, title, and TOC navigation links"
    },
    {
      "start": 6,
      "end": 56,
      "name": "6502_opcode_matrix_and_address_modes",
      "description": "6502 opcode matrix table: 16x16 hex grid of all opcodes $00-$FF, address mode definitions summary: accumulator A, absolute abs, absolute X abs-X, absolute Y abs-Y, immediate #, implied impl, indirect ind, X-indexed indirect (ind-X), indirect Y-indexed (ind)-Y, relative rel, zeropage zpg, zeropage X zpg-X, zeropage Y zpg-Y"
    },
    {
      "start": 57,
      "end": 60,
      "ignore": true,
      "reason": "Extended address modes for WDC 65C02 only, not relevant to NMOS 6502"
    },
    {
      "start": 61,
      "end": 118,
      "name": "6502_instructions_by_name",
      "description": "6502 instructions alphabetical listing by name: ADC AND ASL BCC BCS BEQ BIT BMI BNE BPL BRK BVC BVS CLC CLD CLI CLV CMP CPX CPY DEC DEX DEY EOR INC INX INY JMP JSR LDA LDX LDY LSR NOP ORA PHA PHP PLA PLP ROL ROR RTI RTS SBC SEC SED SEI STA STX STY TAX TAY TSX TXA TXS TYA with brief description of each"
    },
    {
      "start": 119,
      "end": 257,
      "name": "6502_registers_flags_stack_vectors",
      "description": "6502 registers and architecture: program counter PC 16-bit, accumulator AC 8-bit, X register, Y register, status register SR with flags N negative V overflow unused B break D decimal I interrupt Z zero C carry, processor stack at $0100-$01FF, stack pointer SP, bytes and words little-endian format, system vectors NMI $FFFA IRQ/BRK $FFFE RESET $FFFC, start and reset operations power-on sequence"
    },
    {
      "start": 258,
      "end": 403,
      "name": "6502_instructions_by_type",
      "description": "6502 instructions organized by functional type: transfer LDA LDX LDY STA STX STY TAX TAY TSX TXA TXS TYA, stack PHA PHP PLA PLP, decrements increments DEC DEX DEY INC INX INY, arithmetic ADC SBC, logical AND EOR ORA, shift rotate ASL LSR ROL ROR, flag CLC CLD CLI CLV SEC SED SEI, comparisons CMP CPX CPY, conditional branch BCC BCS BEQ BMI BNE BPL BVC BVS, jumps JMP JSR RTS, interrupts BRK RTI, bit test BIT, NOP, addressing mode compatibility per instruction"
    },
    {
      "start": 404,
      "end": 656,
      "name": "6502_address_modes_detailed",
      "description": "6502 addressing modes in detail: accumulator operates on A register, implied single-byte, immediate #nn constant operand, absolute nnnn 16-bit address, zeropage nn fast 8-bit address $00-$FF, relative branch signed offset -128 to +127, indirect JMP (nnnn) pointer, indexed absolute X absolute Y with page crossing penalty, zeropage indexed zpg-X zpg-Y wrapping within page zero, indexed indirect (zpg,X) and indirect indexed (zpg),Y pointer tables, cycle counts per mode, opcode byte patterns"
    },
    {
      "start": 657,
      "end": 659,
      "ignore": true,
      "reason": "Vendor copyright information"
    },
    {
      "start": 660,
      "end": 1098,
      "name": "6502_instructions_detailed_reference",
      "description": "6502 instruction detailed reference: every instruction ADC through TYA with full description, operation formula, available addressing modes with opcode hex values bytes and cycles, processor flag effects NVBDIZC, add subtract with carry borrow and overflow detection, bit manipulation shift rotate, branch conditions, compare register to memory, decrement increment memory and registers, jump subroutine return, load store transfer, stack push pull, interrupt break return, flag set clear"
    },
    {
      "start": 1099,
      "end": 1420,
      "name": "6502_illegal_opcodes_overview",
      "description": "6502 illegal undocumented opcodes overview: combined operations ALR AND+LSR, ANC AND+carry, ANE A AND X AND imm, ARR AND+ROR, DCP DEC+CMP, ISC INC+SBC, LAS LDA+TSX, LAX LDA+LDX, LXA ORA+AND+TAX, RLA ROL+AND, RRA ROR+ADC, SAX store A AND X, SBC duplicate at $EB, SBX CMP+DEX, SHA SHX SHY store AND high byte, SLO ASL+ORA, SRE LSR+EOR, TAS STA+TXS, USBC duplicate SBC, NOP variants, JAM halt CPU, unstable opcodes, opcode matrix gaps, illegal addressing modes"
    },
    {
      "start": 1421,
      "end": 1447,
      "name": "6502_rev_a_ror_bug",
      "description": "6502 revision A ROR bug: early 6502 chips missing rotate right instruction, ROR behaves as ASL or LSR depending on chip revision, historical bug in first production MOS 6502 processors, workaround and detection"
    },
    {
      "start": 1448,
      "end": 1770,
      "name": "65c02_extensions",
      "description": "WDC 65C02S extensions to 6502: new addressing modes zeropage indirect (zpg) and absolute indexed indirect (abs,X), new instructions BRA branch always, PHX PHY PLX PLY push pull X Y, STZ store zero, TRB TSB test and reset/set bits, WAI STP wait stop, BBR BBS branch on bit reset/set, RMB SMB reset/set memory bit, modified instruction behavior BRK always clears D flag, ADC SBC valid BCD flags, JMP indirect page crossing fixed, NOP variants changed, unused opcodes become single-cycle NOPs, cycle time changes"
    },
    {
      "start": 1771,
      "end": 1867,
      "name": "rockwell_r65c02_extensions",
      "description": "Rockwell R65C02 extensions: BBR0-BBR7 branch on bit reset, BBS0-BBS7 branch on bit set, RMB0-RMB7 reset memory bit, SMB0-SMB7 set memory bit, 3-byte instructions with zeropage and relative addressing, bit manipulation instructions for embedded control applications"
    },
    {
      "start": 1868,
      "end": 1940,
      "name": "6502_comparisons_and_bit",
      "description": "6502 comparison and BIT instruction pragmatics: CMP CPX CPY compare operations setting C Z N flags, unsigned comparison using carry flag, signed comparison techniques, equality testing, BIT instruction testing memory bits, BIT setting N V flags from memory without modifying accumulator, using BIT to skip instructions trick, comparison result interpretation table"
    },
    {
      "start": 1941,
      "end": 2107,
      "name": "6502_arithmetic_primer",
      "description": "6502 arithmetic operations primer: ADC add with carry for multi-byte addition, SBC subtract with borrow, carry flag as borrow inversion, signed number representation twos complement, overflow flag V detection for signed arithmetic, BCD binary coded decimal mode, decimal flag D enabling BCD arithmetic, multi-byte addition subtraction examples, signed comparison techniques, overflow detection explanation"
    },
    {
      "start": 2108,
      "end": 2238,
      "name": "6502_interrupts_vectors_stack",
      "description": "6502 jump vectors interrupt handling and stack operations: interrupt sequence IRQ NMI RESET, vector addresses $FFFA $FFFC $FFFE, BRK software interrupt mechanism, break flag B distinguishing BRK from IRQ, RTI return from interrupt restoring flags and PC, stack operations during interrupts pushing PC and status, interrupt latency cycles, NMI edge-triggered vs IRQ level-triggered, interrupt priority and nesting"
    },
    {
      "start": 2239,
      "end": 2557,
      "name": "6502_instruction_layout_encoding",
      "description": "6502 instruction layout and opcode encoding: aaabbbcc bit pattern format, cc=01 group ALU operations, cc=10 group shift rotate operations, cc=00 group control flow and flag operations, addressing mode encoding in bbb bits, opcode derivation rules, instruction group tables with all legal and illegal opcodes mapped, systematic opcode organization explaining how undocumented opcodes arise from combinatorial logic"
    },
    {
      "start": 2558,
      "end": 2627,
      "name": "6502_pinout_and_family",
      "description": "6502 chip pinout and processor family: 6502 40-pin DIP pinout with signal descriptions A0-A15 address D0-D7 data RW PHI0 PHI1 PHI2 RDY IRQ NMI RESET SO SYNC VCC VSS, 65C02S pinout differences, Atari SALLY pinout differences HALT RDY, 65xx processor family variants table 6502 6507 6510 7501 8500 8502 with features and systems used"
    },
    {
      "start": 2628,
      "end": 2643,
      "ignore": true,
      "reason": "Site notes, disclaimer, and external links"
    }
  ]
}
