// Seed: 2293852549
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    output supply0 id_9,
    output wand id_10,
    output uwire id_11,
    output supply0 id_12,
    input tri id_13,
    output tri id_14,
    input wor id_15,
    output uwire id_16
);
endmodule
module module_1 #(
    parameter id_5 = 32'd38,
    parameter id_9 = 32'd25
) (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    input wand _id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 _id_9,
    input tri1 id_10
);
  logic [id_5 : id_9] id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_3,
      id_8,
      id_8,
      id_4,
      id_6,
      id_3,
      id_10,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_13 = 0;
endmodule
