

================================================================
== Vivado HLS Report for 'udpTxEngine'
================================================================
* Date:           Thu Aug  5 18:58:19 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.059 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ute_state_load = load i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:304]   --->   Operation 4 'load' 'ute_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "switch i3 %ute_state_load, label %udpTxEngine.exit [
    i3 0, label %0
    i3 1, label %3
    i3 2, label %4
    i3 3, label %6
    i3 -4, label %7
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:304]   --->   Operation 5 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:396]   --->   Operation 6 'nbreadreq' 'tmp_3' <Predicate = (ute_state_load == 4)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 7 [1/1] (1.15ns)   --->   "%tmp_363 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:397]   --->   Operation 7 'read' 'tmp_363' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_363, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:397]   --->   Operation 8 'bitselect' 'tmp_8' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %9, label %._crit_edge968.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:398]   --->   Operation 9 'br' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "store i3 0, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:399]   --->   Operation 10 'store' <Predicate = (ute_state_load == 4 & tmp_3 & tmp_8)> <Delay = 0.63>
ST_1 : Operation 11 [1/1] (0.63ns)   --->   "store i3 0, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:393]   --->   Operation 11 'store' <Predicate = (ute_state_load == 3)> <Delay = 0.63>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:362]   --->   Operation 12 'nbreadreq' 'tmp_2' <Predicate = (ute_state_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%tmp_229 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:363]   --->   Operation 13 'read' 'tmp_229' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_229, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:363]   --->   Operation 14 'bitselect' 'tmp_7' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln647_9 = trunc i577 %tmp_229 to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:368]   --->   Operation 15 'trunc' 'trunc_ln647_9' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_12_i = call i36 @_ssdm_op_PartSelect.i36.i577.i32.i32(i577 %tmp_229, i32 512, i32 547)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:369]   --->   Operation 16 'partselect' 'p_Result_12_i' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_14_i = call i224 @_ssdm_op_PartSelect.i224.i577.i32.i32(i577 %tmp_229, i32 288, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372]   --->   Operation 17 'partselect' 'p_Result_14_i' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_16_i = call i28 @_ssdm_op_PartSelect.i28.i577.i32.i32(i577 %tmp_229, i32 548, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:373]   --->   Operation 18 'partselect' 'p_Result_16_i' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br i1 %tmp_7, label %._crit_edge966.i, label %._crit_edge965.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:376]   --->   Operation 19 'br' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.60>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_229, i32 548)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377]   --->   Operation 20 'bitselect' 'tmp_10' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.12ns)   --->   "%p_Result_9 = xor i1 %tmp_10, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377]   --->   Operation 21 'xor' 'p_Result_9' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln377 = select i1 %tmp_10, i3 3, i3 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377]   --->   Operation 22 'select' 'select_ln377' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.63ns)   --->   "store i3 %select_ln377, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:378]   --->   Operation 23 'store' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.63>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %._crit_edge965.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:383]   --->   Operation 24 'br' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.60>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:316]   --->   Operation 25 'nbreadreq' 'tmp_1' <Predicate = (ute_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (1.15ns)   --->   "%tmp_117 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 26 'read' 'tmp_117' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_117, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 27 'bitselect' 'tmp_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln647_6 = trunc i577 %tmp_117 to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:338]   --->   Operation 28 'trunc' 'trunc_ln647_6' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i36 @_ssdm_op_PartSelect.i36.i577.i32.i32(i577 %tmp_117, i32 512, i32 547)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:339]   --->   Operation 29 'partselect' 'p_Result_2_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i224 @_ssdm_op_PartSelect.i224.i577.i32.i32(i577 %tmp_117, i32 288, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 30 'partselect' 'p_Result_4_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i28 @_ssdm_op_PartSelect.i28.i577.i32.i32(i577 %tmp_117, i32 548, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 31 'partselect' 'p_Result_6_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_117, i32 548)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:347]   --->   Operation 32 'bitselect' 'tmp_6' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%p_Result_5 = xor i1 %tmp_6, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:347]   --->   Operation 33 'xor' 'p_Result_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln321)   --->   "%select_ln347 = select i1 %tmp_6, i2 -1, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:347]   --->   Operation 34 'select' 'select_ln347' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_last_V = and i1 %tmp_5, %p_Result_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 35 'and' 'tmp_last_V' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln321 = select i1 %tmp_5, i2 %select_ln347, i2 -2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 36 'select' 'select_ln321' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i2 %select_ln321 to i3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:355]   --->   Operation 37 'zext' 'zext_ln355' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.63ns)   --->   "store i3 %zext_ln355, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:355]   --->   Operation 38 'store' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.63>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i97P(i97* @txthMetaData_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 39 'nbreadreq' 'tmp' <Predicate = (ute_state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge959.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 40 'br' <Predicate = (ute_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @agmdpayloadLenOut_V_s, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 41 'nbreadreq' 'tmp_4' <Predicate = (ute_state_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %._crit_edge959.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 42 'br' <Predicate = (ute_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%tmp42 = call i97 @_ssdm_op_Read.ap_fifo.volatile.i97P(i97* @txthMetaData_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 43 'read' 'tmp42' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i97 %tmp42 to i32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 44 'trunc' 'trunc_ln321' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %trunc_ln321, i32* @currMetaData_theirIP, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 45 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_myIP_V_load_new_s = call i32 @_ssdm_op_PartSelect.i32.i97.i32.i32(i97 %tmp42, i32 32, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 46 'partselect' 'tmp_myIP_V_load_new_s' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %tmp_myIP_V_load_new_s, i32* @currMetaData_myIP_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 47 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_theirPort_V_load = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp42, i32 64, i32 79)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 48 'partselect' 'tmp_theirPort_V_load' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %tmp_theirPort_V_load, i16* @currMetaData_theirPo, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 49 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_myPort_V_load_ne = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp42, i32 80, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 50 'partselect' 'tmp_myPort_V_load_ne' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %tmp_myPort_V_load_ne, i16* @currMetaData_myPort_s, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 51 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i97.i32(i97 %tmp42, i32 96)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 52 'bitselect' 'tmp_9' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.15ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:308]   --->   Operation 53 'read' 'tmp_V' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln214 = add i16 28, %tmp_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:310]   --->   Operation 54 'add' 'add_ln214' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %add_ln214, i16* @ip_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:310]   --->   Operation 55 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln214_1 = add i16 8, %tmp_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:311]   --->   Operation 56 'add' 'add_ln214_1' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %add_ln214_1, i16* @udp_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:311]   --->   Operation 57 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.27ns)   --->   "%select_ln312 = select i1 %tmp_9, i3 1, i3 -4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:312]   --->   Operation 58 'select' 'select_ln312' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.63ns)   --->   "store i3 %select_ln312, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:312]   --->   Operation 59 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.63>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_1, align 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 60 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @prevWord_keep_V, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 61 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %8, label %._crit_edge967.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:396]   --->   Operation 62 'br' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i512 %p_Val2_s to i224" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:389]   --->   Operation 63 'trunc' 'trunc_ln414' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_13 = zext i224 %trunc_ln414 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:389]   --->   Operation 64 'zext' 'p_Result_13' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i64 %p_Val2_1 to i28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:390]   --->   Operation 65 'trunc' 'trunc_ln414_1' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_14 = zext i28 %trunc_ln414_1 to i64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:390]   --->   Operation 66 'zext' 'p_Result_14' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:392]   --->   Operation 67 'write' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge964.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:362]   --->   Operation 68 'br' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln647_7 = trunc i512 %p_Val2_s to i224" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:366]   --->   Operation 69 'trunc' 'trunc_ln647_7' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln647_8 = trunc i64 %p_Val2_1 to i28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:367]   --->   Operation 70 'trunc' 'trunc_ln647_8' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_11 = call i512 @_ssdm_op_BitConcatenate.i512.i288.i224(i288 %trunc_ln647_9, i224 %trunc_ln647_7)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:368]   --->   Operation 71 'bitconcatenate' 'p_Result_11' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %p_Result_12_i, i28 %trunc_ln647_8)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:369]   --->   Operation 72 'bitconcatenate' 'p_Result_12' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_7 = call i512 @llvm.part.set.i512.i224(i512 %p_Val2_s, i224 %p_Result_14_i, i32 0, i32 223)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372]   --->   Operation 73 'partset' 'p_Result_7' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.60ns)   --->   "store i512 %p_Result_7, i512* @prevWord_data_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372]   --->   Operation 74 'store' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.60>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @llvm.part.set.i64.i28(i64 %p_Val2_1, i28 %p_Result_16_i, i32 0, i32 27)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:373]   --->   Operation 75 'partset' 'p_Result_8' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.60ns)   --->   "store i64 %p_Result_8, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:373]   --->   Operation 76 'store' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.60>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 [ %p_Result_9, %._crit_edge966.i ], [ false, %5 ]"   --->   Operation 77 'phi' 'tmp_last_V_1' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:384]   --->   Operation 78 'write' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ifconv, label %._crit_edge961.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:316]   --->   Operation 79 'br' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i16* @ip_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321]   --->   Operation 80 'load' 'p_Val2_2' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_239_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321]   --->   Operation 81 'partselect' 'p_Result_239_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i16 %p_Val2_2 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321]   --->   Operation 82 'trunc' 'trunc_ln647' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i32* @currMetaData_myIP_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 83 'load' 'p_Val2_3' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_237_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 24, i32 31)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 84 'partselect' 'p_Result_237_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_237_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 23)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 85 'partselect' 'p_Result_237_1_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_237_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 86 'partselect' 'p_Result_237_2_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i32 %p_Val2_3 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 87 'trunc' 'trunc_ln647_1' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @currMetaData_theirIP, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 88 'load' 'p_Val2_4' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_237_i108_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 24, i32 31)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 89 'partselect' 'p_Result_237_i108_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_237_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 16, i32 23)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 90 'partselect' 'p_Result_237_1_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_237_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 91 'partselect' 'p_Result_237_2_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i32 %p_Val2_4 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 92 'trunc' 'trunc_ln647_2' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i16* @currMetaData_myPort_s, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:331]   --->   Operation 93 'load' 'p_Val2_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_239_i113_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_5, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:331]   --->   Operation 94 'partselect' 'p_Result_239_i113_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i16 %p_Val2_5 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:331]   --->   Operation 95 'trunc' 'trunc_ln647_3' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_6 = load i16* @currMetaData_theirPo, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:332]   --->   Operation 96 'load' 'p_Val2_6' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_239_i116_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:332]   --->   Operation 97 'partselect' 'p_Result_239_i116_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln647_4 = trunc i16 %p_Val2_6 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:332]   --->   Operation 98 'trunc' 'trunc_ln647_4' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_7 = load i16* @udp_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:333]   --->   Operation 99 'load' 'p_Val2_7' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_239_i119_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_7, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:333]   --->   Operation 100 'partselect' 'p_Result_239_i119_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln647_5 = trunc i16 %p_Val2_7 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:333]   --->   Operation 101 'trunc' 'trunc_ln647_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16(i288 %trunc_ln647_6, i16 0, i8 %trunc_ln647_5, i8 %p_Result_239_i119_s, i8 %trunc_ln647_4, i8 %p_Result_239_i116_s, i8 %trunc_ln647_3, i8 %p_Result_239_i113_s, i8 %trunc_ln647_2, i8 %p_Result_237_2_i, i8 %p_Result_237_1_i, i8 %p_Result_237_i108_s, i8 %trunc_ln647_1, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i, i64 18966575579136, i8 %trunc_ln647, i8 %p_Result_239_i_i, i16 69)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:338]   --->   Operation 102 'bitconcatenate' 'p_Result_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %p_Result_2_i, i28 -1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:339]   --->   Operation 103 'bitconcatenate' 'p_Result_10' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_3 = call i512 @llvm.part.set.i512.i224(i512 %p_Val2_s, i224 %p_Result_4_i, i32 0, i32 223)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 104 'partset' 'p_Result_3' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.60ns)   --->   "store i512 %p_Result_3, i512* @prevWord_data_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 105 'store' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.60>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @llvm.part.set.i64.i28(i64 %p_Val2_1, i28 %p_Result_6_i, i32 0, i32 27)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 106 'partset' 'p_Result_4' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.60ns)   --->   "store i64 %p_Result_4, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 107 'store' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.60>
ST_2 : Operation 108 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_s, i64 %p_Result_10, i1 %tmp_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:358]   --->   Operation 108 'write' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @agmdDataOut_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @agmdpayloadLenOut_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i97* @txthMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str25, [1 x i8]* @p_str22) nounwind"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:290]   --->   Operation 113 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %._crit_edge968.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:399]   --->   Operation 114 'br' <Predicate = (ute_state_load == 4 & tmp_3 & tmp_8)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge967.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:400]   --->   Operation 115 'br' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:401]   --->   Operation 116 'br' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:392]   --->   Operation 117 'write' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:394]   --->   Operation 118 'br' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 119 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:384]   --->   Operation 119 'write' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %._crit_edge964.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:385]   --->   Operation 120 'br' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:386]   --->   Operation 121 'br' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_s, i64 %p_Result_10, i1 %tmp_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:358]   --->   Operation 122 'write' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge961.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:359]   --->   Operation 123 'br' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:360]   --->   Operation 124 'br' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge959.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:313]   --->   Operation 125 'br' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:314]   --->   Operation 126 'br' <Predicate = (ute_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ute_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ txthMetaData_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ agmdpayloadLenOut_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ currMetaData_theirIP]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ currMetaData_myIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ currMetaData_theirPo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ currMetaData_myPort_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ip_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ udp_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ agmdDataOut_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ute_state_load        (load          ) [ 0111]
switch_ln304          (switch        ) [ 0000]
tmp_3                 (nbreadreq     ) [ 0111]
tmp_363               (read          ) [ 0000]
tmp_8                 (bitselect     ) [ 0111]
br_ln398              (br            ) [ 0000]
store_ln399           (store         ) [ 0000]
store_ln393           (store         ) [ 0000]
tmp_2                 (nbreadreq     ) [ 0111]
tmp_229               (read          ) [ 0000]
tmp_7                 (bitselect     ) [ 0100]
trunc_ln647_9         (trunc         ) [ 0110]
p_Result_12_i         (partselect    ) [ 0110]
p_Result_14_i         (partselect    ) [ 0110]
p_Result_16_i         (partselect    ) [ 0110]
br_ln376              (br            ) [ 0110]
tmp_10                (bitselect     ) [ 0000]
p_Result_9            (xor           ) [ 0110]
select_ln377          (select        ) [ 0000]
store_ln378           (store         ) [ 0000]
br_ln383              (br            ) [ 0110]
tmp_1                 (nbreadreq     ) [ 0111]
tmp_117               (read          ) [ 0000]
tmp_5                 (bitselect     ) [ 0000]
trunc_ln647_6         (trunc         ) [ 0110]
p_Result_2_i          (partselect    ) [ 0110]
p_Result_4_i          (partselect    ) [ 0110]
p_Result_6_i          (partselect    ) [ 0110]
tmp_6                 (bitselect     ) [ 0000]
p_Result_5            (xor           ) [ 0000]
select_ln347          (select        ) [ 0000]
tmp_last_V            (and           ) [ 0111]
select_ln321          (select        ) [ 0000]
zext_ln355            (zext          ) [ 0000]
store_ln355           (store         ) [ 0000]
tmp                   (nbreadreq     ) [ 0111]
br_ln306              (br            ) [ 0000]
tmp_4                 (nbreadreq     ) [ 0111]
br_ln306              (br            ) [ 0000]
tmp42                 (read          ) [ 0000]
trunc_ln321           (trunc         ) [ 0000]
store_ln80            (store         ) [ 0000]
tmp_myIP_V_load_new_s (partselect    ) [ 0000]
store_ln80            (store         ) [ 0000]
tmp_theirPort_V_load  (partselect    ) [ 0000]
store_ln80            (store         ) [ 0000]
tmp_myPort_V_load_ne  (partselect    ) [ 0000]
store_ln80            (store         ) [ 0000]
tmp_9                 (bitselect     ) [ 0000]
tmp_V                 (read          ) [ 0000]
add_ln214             (add           ) [ 0000]
store_ln310           (store         ) [ 0000]
add_ln214_1           (add           ) [ 0000]
store_ln311           (store         ) [ 0000]
select_ln312          (select        ) [ 0000]
store_ln312           (store         ) [ 0000]
p_Val2_s              (load          ) [ 0000]
p_Val2_1              (load          ) [ 0000]
br_ln396              (br            ) [ 0000]
trunc_ln414           (trunc         ) [ 0000]
p_Result_13           (zext          ) [ 0101]
trunc_ln414_1         (trunc         ) [ 0000]
p_Result_14           (zext          ) [ 0101]
br_ln362              (br            ) [ 0000]
trunc_ln647_7         (trunc         ) [ 0000]
trunc_ln647_8         (trunc         ) [ 0000]
p_Result_11           (bitconcatenate) [ 0101]
p_Result_12           (bitconcatenate) [ 0101]
p_Result_7            (partset       ) [ 0000]
store_ln372           (store         ) [ 0000]
p_Result_8            (partset       ) [ 0000]
store_ln373           (store         ) [ 0000]
tmp_last_V_1          (phi           ) [ 0111]
br_ln316              (br            ) [ 0000]
p_Val2_2              (load          ) [ 0000]
p_Result_239_i_i      (partselect    ) [ 0000]
trunc_ln647           (trunc         ) [ 0000]
p_Val2_3              (load          ) [ 0000]
p_Result_237_i_i      (partselect    ) [ 0000]
p_Result_237_1_i_i    (partselect    ) [ 0000]
p_Result_237_2_i_i    (partselect    ) [ 0000]
trunc_ln647_1         (trunc         ) [ 0000]
p_Val2_4              (load          ) [ 0000]
p_Result_237_i108_s   (partselect    ) [ 0000]
p_Result_237_1_i      (partselect    ) [ 0000]
p_Result_237_2_i      (partselect    ) [ 0000]
trunc_ln647_2         (trunc         ) [ 0000]
p_Val2_5              (load          ) [ 0000]
p_Result_239_i113_s   (partselect    ) [ 0000]
trunc_ln647_3         (trunc         ) [ 0000]
p_Val2_6              (load          ) [ 0000]
p_Result_239_i116_s   (partselect    ) [ 0000]
trunc_ln647_4         (trunc         ) [ 0000]
p_Val2_7              (load          ) [ 0000]
p_Result_239_i119_s   (partselect    ) [ 0000]
trunc_ln647_5         (trunc         ) [ 0000]
p_Result_s            (bitconcatenate) [ 0101]
p_Result_10           (bitconcatenate) [ 0101]
p_Result_3            (partset       ) [ 0000]
store_ln341           (store         ) [ 0000]
p_Result_4            (partset       ) [ 0000]
store_ln342           (store         ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specpipeline_ln290    (specpipeline  ) [ 0000]
br_ln399              (br            ) [ 0000]
br_ln400              (br            ) [ 0000]
br_ln401              (br            ) [ 0000]
write_ln392           (write         ) [ 0000]
br_ln394              (br            ) [ 0000]
write_ln384           (write         ) [ 0000]
br_ln385              (br            ) [ 0000]
br_ln386              (br            ) [ 0000]
write_ln358           (write         ) [ 0000]
br_ln359              (br            ) [ 0000]
br_ln360              (br            ) [ 0000]
br_ln313              (br            ) [ 0000]
br_ln314              (br            ) [ 0000]
ret_ln0               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataOut_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataOut_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataOut_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ute_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ute_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prevWord_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevWord_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txthMetaData_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txthMetaData_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="agmdpayloadLenOut_V_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdpayloadLenOut_V_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currMetaData_theirIP">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_theirIP"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="currMetaData_myIP_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_myIP_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="currMetaData_theirPo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_theirPo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="currMetaData_myPort_s">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currMetaData_myPort_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ip_len_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_len_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="udp_len_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udp_len_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="agmdDataOut_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdDataOut_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i97P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i97P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i97.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i288.i224"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i36.i28"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i224"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i28"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2224"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="grp_nbreadreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="577" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/1 tmp_2/1 tmp_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="577" slack="0"/>
<pin id="180" dir="0" index="1" bw="577" slack="0"/>
<pin id="181" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_363/1 tmp_229/1 tmp_117/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_nbreadreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="97" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_4_nbreadreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp42_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="97" slack="0"/>
<pin id="202" dir="0" index="1" bw="97" slack="0"/>
<pin id="203" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp42/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_V_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="512" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="0" index="4" bw="512" slack="0"/>
<pin id="218" dir="0" index="5" bw="64" slack="0"/>
<pin id="219" dir="0" index="6" bw="1" slack="0"/>
<pin id="220" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln392/2 write_ln384/2 write_ln358/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_last_V_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_last_V_1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="577" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 tmp_7/1 tmp_5/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/1 store_ln393/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="36" slack="0"/>
<pin id="256" dir="0" index="1" bw="577" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="0" index="3" bw="11" slack="0"/>
<pin id="259" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12_i/1 p_Result_2_i/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="224" slack="0"/>
<pin id="266" dir="0" index="1" bw="577" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="0" index="3" bw="10" slack="0"/>
<pin id="269" dir="1" index="4" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_i/1 p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="28" slack="0"/>
<pin id="276" dir="0" index="1" bw="577" slack="0"/>
<pin id="277" dir="0" index="2" bw="11" slack="0"/>
<pin id="278" dir="0" index="3" bw="11" slack="0"/>
<pin id="279" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i/1 p_Result_6_i/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="577" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="36" slack="1"/>
<pin id="294" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12_i p_Result_2_i "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="224" slack="1"/>
<pin id="298" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14_i p_Result_4_i "/>
</bind>
</comp>

<comp id="300" class="1005" name="reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="28" slack="1"/>
<pin id="302" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i p_Result_6_i "/>
</bind>
</comp>

<comp id="304" class="1004" name="ute_state_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ute_state_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln647_9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="577" slack="0"/>
<pin id="310" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_9/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln377_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln377/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln378_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln378/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln647_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="577" slack="0"/>
<pin id="334" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_6/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln347_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln347/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_last_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln321_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln355_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln355_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln321_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="97" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln80_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_myIP_V_load_new_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="97" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_myIP_V_load_new_s/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln80_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_theirPort_V_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="97" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="0" index="3" bw="8" slack="0"/>
<pin id="405" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_theirPort_V_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln80_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_myPort_V_load_ne_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="97" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="0" index="3" bw="8" slack="0"/>
<pin id="421" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_myPort_V_load_ne/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln80_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="97" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln214_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln310_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln214_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln311_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln312_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln312_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Val2_s_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="512" slack="0"/>
<pin id="480" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Val2_1_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln414_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="512" slack="0"/>
<pin id="488" dir="1" index="1" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="224" slack="0"/>
<pin id="492" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln414_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Result_14_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="28" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_14/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln647_7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="512" slack="0"/>
<pin id="506" dir="1" index="1" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_7/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln647_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_8/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Result_11_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="512" slack="0"/>
<pin id="514" dir="0" index="1" bw="288" slack="1"/>
<pin id="515" dir="0" index="2" bw="224" slack="0"/>
<pin id="516" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Result_12_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="36" slack="1"/>
<pin id="523" dir="0" index="2" bw="28" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Result_7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="512" slack="0"/>
<pin id="531" dir="0" index="1" bw="512" slack="0"/>
<pin id="532" dir="0" index="2" bw="224" slack="1"/>
<pin id="533" dir="0" index="3" bw="1" slack="0"/>
<pin id="534" dir="0" index="4" bw="9" slack="0"/>
<pin id="535" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln372_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="512" slack="0"/>
<pin id="543" dir="0" index="1" bw="512" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Result_8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="28" slack="1"/>
<pin id="551" dir="0" index="3" bw="1" slack="0"/>
<pin id="552" dir="0" index="4" bw="6" slack="0"/>
<pin id="553" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln373_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_Val2_2_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_Result_239_i_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="16" slack="0"/>
<pin id="572" dir="0" index="2" bw="5" slack="0"/>
<pin id="573" dir="0" index="3" bw="5" slack="0"/>
<pin id="574" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_i_i/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln647_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Val2_3_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Result_237_i_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_i_i/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Result_237_1_i_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_1_i_i/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_Result_237_2_i_i_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="5" slack="0"/>
<pin id="612" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_2_i_i/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln647_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_Val2_4_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_Result_237_i108_s_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_i108_s/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_Result_237_1_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="6" slack="0"/>
<pin id="639" dir="0" index="3" bw="6" slack="0"/>
<pin id="640" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_1_i/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Result_237_2_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="5" slack="0"/>
<pin id="650" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_2_i/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln647_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_2/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Val2_5_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_Result_239_i113_s_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="16" slack="0"/>
<pin id="666" dir="0" index="2" bw="5" slack="0"/>
<pin id="667" dir="0" index="3" bw="5" slack="0"/>
<pin id="668" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_i113_s/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln647_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_3/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_Val2_6_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_Result_239_i116_s_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="0" index="2" bw="5" slack="0"/>
<pin id="685" dir="0" index="3" bw="5" slack="0"/>
<pin id="686" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_i116_s/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln647_4_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_4/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Val2_7_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_Result_239_i119_s_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="0" index="3" bw="5" slack="0"/>
<pin id="704" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_i119_s/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln647_5_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_5/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_Result_s_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="512" slack="0"/>
<pin id="715" dir="0" index="1" bw="288" slack="1"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="0" index="3" bw="8" slack="0"/>
<pin id="718" dir="0" index="4" bw="8" slack="0"/>
<pin id="719" dir="0" index="5" bw="8" slack="0"/>
<pin id="720" dir="0" index="6" bw="8" slack="0"/>
<pin id="721" dir="0" index="7" bw="8" slack="0"/>
<pin id="722" dir="0" index="8" bw="8" slack="0"/>
<pin id="723" dir="0" index="9" bw="8" slack="0"/>
<pin id="724" dir="0" index="10" bw="8" slack="0"/>
<pin id="725" dir="0" index="11" bw="8" slack="0"/>
<pin id="726" dir="0" index="12" bw="8" slack="0"/>
<pin id="727" dir="0" index="13" bw="8" slack="0"/>
<pin id="728" dir="0" index="14" bw="8" slack="0"/>
<pin id="729" dir="0" index="15" bw="8" slack="0"/>
<pin id="730" dir="0" index="16" bw="8" slack="0"/>
<pin id="731" dir="0" index="17" bw="46" slack="0"/>
<pin id="732" dir="0" index="18" bw="8" slack="0"/>
<pin id="733" dir="0" index="19" bw="8" slack="0"/>
<pin id="734" dir="0" index="20" bw="8" slack="0"/>
<pin id="735" dir="1" index="21" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_Result_10_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="0"/>
<pin id="759" dir="0" index="1" bw="36" slack="1"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_Result_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="512" slack="0"/>
<pin id="768" dir="0" index="1" bw="512" slack="0"/>
<pin id="769" dir="0" index="2" bw="224" slack="1"/>
<pin id="770" dir="0" index="3" bw="1" slack="0"/>
<pin id="771" dir="0" index="4" bw="9" slack="0"/>
<pin id="772" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln341_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="512" slack="0"/>
<pin id="780" dir="0" index="1" bw="512" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_Result_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="0"/>
<pin id="786" dir="0" index="1" bw="64" slack="0"/>
<pin id="787" dir="0" index="2" bw="28" slack="1"/>
<pin id="788" dir="0" index="3" bw="1" slack="0"/>
<pin id="789" dir="0" index="4" bw="6" slack="0"/>
<pin id="790" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="store_ln342_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="0"/>
<pin id="798" dir="0" index="1" bw="64" slack="0"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln342/2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="ute_state_load_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="1"/>
<pin id="804" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="ute_state_load "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_8_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="2"/>
<pin id="812" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_2_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="trunc_ln647_9_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="288" slack="1"/>
<pin id="823" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647_9 "/>
</bind>
</comp>

<comp id="826" class="1005" name="p_Result_9_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln647_6_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="288" slack="1"/>
<pin id="837" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647_6 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_last_V_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="2"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_4_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="2"/>
<pin id="851" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="853" class="1005" name="p_Result_13_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="512" slack="1"/>
<pin id="855" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_Result_14_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="1"/>
<pin id="860" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="863" class="1005" name="p_Result_11_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="512" slack="1"/>
<pin id="865" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_Result_12_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="873" class="1005" name="p_Result_s_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="512" slack="1"/>
<pin id="875" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="878" class="1005" name="p_Result_10_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="76" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="80" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="102" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="221"><net_src comp="108" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="229"><net_src comp="124" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="212" pin=6"/></net>

<net id="237"><net_src comp="226" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="212" pin=6"/></net>

<net id="239"><net_src comp="231" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="178" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="178" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="178" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="178" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="178" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="254" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="264" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="274" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="6" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="178" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="284" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="284" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="178" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="284" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="284" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="240" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="336" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="240" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="342" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="6" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="200" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="82" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="200" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="86" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="398"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="200" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="92" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="200" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="94" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="96" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="430"><net_src comp="416" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="98" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="200" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="100" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="104" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="206" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="24" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="106" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="206" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="26" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="432" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="6" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="8" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="10" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="478" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="507"><net_src comp="478" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="482" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="110" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="504" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="212" pin=4"/></net>

<net id="525"><net_src comp="112" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="292" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="508" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="520" pin="3"/><net_sink comp="212" pin=5"/></net>

<net id="536"><net_src comp="114" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="478" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="296" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="116" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="540"><net_src comp="118" pin="0"/><net_sink comp="529" pin=4"/></net>

<net id="545"><net_src comp="529" pin="5"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="8" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="554"><net_src comp="120" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="482" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="300" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="116" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="558"><net_src comp="122" pin="0"/><net_sink comp="547" pin=4"/></net>

<net id="563"><net_src comp="547" pin="5"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="10" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="24" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="126" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="128" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="130" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="565" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="18" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="132" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="134" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="136" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="603"><net_src comp="132" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="583" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="138" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="140" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="613"><net_src comp="132" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="583" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="128" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="130" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="620"><net_src comp="583" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="16" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="132" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="134" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="136" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="641"><net_src comp="132" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="621" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="138" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="140" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="651"><net_src comp="132" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="621" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="128" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="130" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="658"><net_src comp="621" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="22" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="669"><net_src comp="126" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="128" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="130" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="676"><net_src comp="659" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="20" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="687"><net_src comp="126" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="128" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="130" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="677" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="26" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="126" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="128" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="130" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="712"><net_src comp="695" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="736"><net_src comp="142" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="737"><net_src comp="144" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="738"><net_src comp="709" pin="1"/><net_sink comp="713" pin=3"/></net>

<net id="739"><net_src comp="699" pin="4"/><net_sink comp="713" pin=4"/></net>

<net id="740"><net_src comp="691" pin="1"/><net_sink comp="713" pin=5"/></net>

<net id="741"><net_src comp="681" pin="4"/><net_sink comp="713" pin=6"/></net>

<net id="742"><net_src comp="673" pin="1"/><net_sink comp="713" pin=7"/></net>

<net id="743"><net_src comp="663" pin="4"/><net_sink comp="713" pin=8"/></net>

<net id="744"><net_src comp="655" pin="1"/><net_sink comp="713" pin=9"/></net>

<net id="745"><net_src comp="645" pin="4"/><net_sink comp="713" pin=10"/></net>

<net id="746"><net_src comp="635" pin="4"/><net_sink comp="713" pin=11"/></net>

<net id="747"><net_src comp="625" pin="4"/><net_sink comp="713" pin=12"/></net>

<net id="748"><net_src comp="617" pin="1"/><net_sink comp="713" pin=13"/></net>

<net id="749"><net_src comp="607" pin="4"/><net_sink comp="713" pin=14"/></net>

<net id="750"><net_src comp="597" pin="4"/><net_sink comp="713" pin=15"/></net>

<net id="751"><net_src comp="587" pin="4"/><net_sink comp="713" pin=16"/></net>

<net id="752"><net_src comp="146" pin="0"/><net_sink comp="713" pin=17"/></net>

<net id="753"><net_src comp="579" pin="1"/><net_sink comp="713" pin=18"/></net>

<net id="754"><net_src comp="569" pin="4"/><net_sink comp="713" pin=19"/></net>

<net id="755"><net_src comp="148" pin="0"/><net_sink comp="713" pin=20"/></net>

<net id="756"><net_src comp="713" pin="21"/><net_sink comp="212" pin=4"/></net>

<net id="762"><net_src comp="112" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="292" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="150" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="765"><net_src comp="757" pin="3"/><net_sink comp="212" pin=5"/></net>

<net id="773"><net_src comp="114" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="478" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="296" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="776"><net_src comp="116" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="777"><net_src comp="118" pin="0"/><net_sink comp="766" pin=4"/></net>

<net id="782"><net_src comp="766" pin="5"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="8" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="791"><net_src comp="120" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="482" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="300" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="794"><net_src comp="116" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="795"><net_src comp="122" pin="0"/><net_sink comp="784" pin=4"/></net>

<net id="800"><net_src comp="784" pin="5"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="10" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="304" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="170" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="240" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="170" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="824"><net_src comp="308" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="829"><net_src comp="312" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="834"><net_src comp="170" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="332" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="843"><net_src comp="350" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="212" pin=6"/></net>

<net id="848"><net_src comp="184" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="192" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="490" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="861"><net_src comp="499" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="866"><net_src comp="512" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="871"><net_src comp="520" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="212" pin=5"/></net>

<net id="876"><net_src comp="713" pin="21"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="881"><net_src comp="757" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="212" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataOut_V_data_V | {3 }
	Port: DataOut_V_keep_V | {3 }
	Port: DataOut_V_last_V | {3 }
	Port: ute_state | {1 }
	Port: prevWord_data_V_1 | {2 }
	Port: prevWord_keep_V | {2 }
	Port: currMetaData_theirIP | {1 }
	Port: currMetaData_myIP_V | {1 }
	Port: currMetaData_theirPo | {1 }
	Port: currMetaData_myPort_s | {1 }
	Port: ip_len_V | {1 }
	Port: udp_len_V | {1 }
 - Input state : 
	Port: udpTxEngine : ute_state | {1 }
	Port: udpTxEngine : prevWord_data_V_1 | {2 }
	Port: udpTxEngine : prevWord_keep_V | {2 }
	Port: udpTxEngine : txthMetaData_V | {1 }
	Port: udpTxEngine : agmdpayloadLenOut_V_s | {1 }
	Port: udpTxEngine : currMetaData_theirIP | {2 }
	Port: udpTxEngine : currMetaData_myIP_V | {2 }
	Port: udpTxEngine : currMetaData_theirPo | {2 }
	Port: udpTxEngine : currMetaData_myPort_s | {2 }
	Port: udpTxEngine : ip_len_V | {2 }
	Port: udpTxEngine : udp_len_V | {2 }
	Port: udpTxEngine : agmdDataOut_V | {1 }
  - Chain level:
	State 1
		switch_ln304 : 1
		br_ln398 : 1
		br_ln376 : 1
		p_Result_9 : 1
		select_ln377 : 1
		store_ln378 : 2
		p_Result_5 : 1
		select_ln347 : 1
		tmp_last_V : 1
		select_ln321 : 2
		zext_ln355 : 3
		store_ln355 : 4
		store_ln80 : 1
		store_ln80 : 1
		store_ln80 : 1
		store_ln80 : 1
		store_ln310 : 1
		store_ln311 : 1
		select_ln312 : 1
		store_ln312 : 2
	State 2
		trunc_ln414 : 1
		p_Result_13 : 2
		trunc_ln414_1 : 1
		p_Result_14 : 2
		write_ln392 : 3
		trunc_ln647_7 : 1
		trunc_ln647_8 : 1
		p_Result_11 : 2
		p_Result_12 : 2
		p_Result_7 : 1
		store_ln372 : 2
		p_Result_8 : 1
		store_ln373 : 2
		write_ln384 : 3
		p_Result_239_i_i : 1
		trunc_ln647 : 1
		p_Result_237_i_i : 1
		p_Result_237_1_i_i : 1
		p_Result_237_2_i_i : 1
		trunc_ln647_1 : 1
		p_Result_237_i108_s : 1
		p_Result_237_1_i : 1
		p_Result_237_2_i : 1
		trunc_ln647_2 : 1
		p_Result_239_i113_s : 1
		trunc_ln647_3 : 1
		p_Result_239_i116_s : 1
		trunc_ln647_4 : 1
		p_Result_239_i119_s : 1
		trunc_ln647_5 : 1
		p_Result_s : 2
		p_Result_3 : 1
		store_ln341 : 2
		p_Result_4 : 1
		store_ln342 : 2
		write_ln358 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln214_fu_440       |    0    |    23   |
|          |      add_ln214_1_fu_452      |    0    |    23   |
|----------|------------------------------|---------|---------|
|          |      select_ln377_fu_318     |    0    |    3    |
|  select  |      select_ln347_fu_342     |    0    |    2    |
|          |      select_ln321_fu_356     |    0    |    2    |
|          |      select_ln312_fu_464     |    0    |    3    |
|----------|------------------------------|---------|---------|
|    xor   |       p_Result_9_fu_312      |    0    |    2    |
|          |       p_Result_5_fu_336      |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       tmp_last_V_fu_350      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |     grp_nbreadreq_fu_170     |    0    |    0    |
| nbreadreq|     tmp_nbreadreq_fu_184     |    0    |    0    |
|          |    tmp_4_nbreadreq_fu_192    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        grp_read_fu_178       |    0    |    0    |
|   read   |       tmp42_read_fu_200      |    0    |    0    |
|          |       tmp_V_read_fu_206      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_212       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_240          |    0    |    0    |
| bitselect|          grp_fu_284          |    0    |    0    |
|          |         tmp_9_fu_432         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_254          |    0    |    0    |
|          |          grp_fu_264          |    0    |    0    |
|          |          grp_fu_274          |    0    |    0    |
|          | tmp_myIP_V_load_new_s_fu_384 |    0    |    0    |
|          |  tmp_theirPort_V_load_fu_400 |    0    |    0    |
|          |  tmp_myPort_V_load_ne_fu_416 |    0    |    0    |
|          |    p_Result_239_i_i_fu_569   |    0    |    0    |
|partselect|    p_Result_237_i_i_fu_587   |    0    |    0    |
|          |   p_Result_237_1_i_i_fu_597  |    0    |    0    |
|          |   p_Result_237_2_i_i_fu_607  |    0    |    0    |
|          |  p_Result_237_i108_s_fu_625  |    0    |    0    |
|          |    p_Result_237_1_i_fu_635   |    0    |    0    |
|          |    p_Result_237_2_i_fu_645   |    0    |    0    |
|          |  p_Result_239_i113_s_fu_663  |    0    |    0    |
|          |  p_Result_239_i116_s_fu_681  |    0    |    0    |
|          |  p_Result_239_i119_s_fu_699  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     trunc_ln647_9_fu_308     |    0    |    0    |
|          |     trunc_ln647_6_fu_332     |    0    |    0    |
|          |      trunc_ln321_fu_374      |    0    |    0    |
|          |      trunc_ln414_fu_486      |    0    |    0    |
|          |     trunc_ln414_1_fu_495     |    0    |    0    |
|          |     trunc_ln647_7_fu_504     |    0    |    0    |
|   trunc  |     trunc_ln647_8_fu_508     |    0    |    0    |
|          |      trunc_ln647_fu_579      |    0    |    0    |
|          |     trunc_ln647_1_fu_617     |    0    |    0    |
|          |     trunc_ln647_2_fu_655     |    0    |    0    |
|          |     trunc_ln647_3_fu_673     |    0    |    0    |
|          |     trunc_ln647_4_fu_691     |    0    |    0    |
|          |     trunc_ln647_5_fu_709     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln355_fu_364      |    0    |    0    |
|   zext   |      p_Result_13_fu_490      |    0    |    0    |
|          |      p_Result_14_fu_499      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      p_Result_11_fu_512      |    0    |    0    |
|bitconcatenate|      p_Result_12_fu_520      |    0    |    0    |
|          |       p_Result_s_fu_713      |    0    |    0    |
|          |      p_Result_10_fu_757      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_7_fu_529      |    0    |    0    |
|  partset |       p_Result_8_fu_547      |    0    |    0    |
|          |       p_Result_3_fu_766      |    0    |    0    |
|          |       p_Result_4_fu_784      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    62   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  p_Result_10_reg_878 |   64   |
|  p_Result_11_reg_863 |   512  |
|  p_Result_12_reg_868 |   64   |
|  p_Result_13_reg_853 |   512  |
|  p_Result_14_reg_858 |   64   |
|  p_Result_9_reg_826  |    1   |
|  p_Result_s_reg_873  |   512  |
|        reg_292       |   36   |
|        reg_296       |   224  |
|        reg_300       |   28   |
|     tmp_1_reg_831    |    1   |
|     tmp_2_reg_814    |    1   |
|     tmp_3_reg_806    |    1   |
|     tmp_4_reg_849    |    1   |
|     tmp_8_reg_810    |    1   |
| tmp_last_V_1_reg_226 |    1   |
|  tmp_last_V_reg_840  |    1   |
|      tmp_reg_845     |    1   |
| trunc_ln647_6_reg_835|   288  |
| trunc_ln647_9_reg_821|   288  |
|ute_state_load_reg_802|    3   |
+----------------------+--------+
|         Total        |  2604  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_212   |  p4  |   6  |  512 |  3072  ||    33   |
|   grp_write_fu_212   |  p5  |   6  |  64  |   384  ||    33   |
|   grp_write_fu_212   |  p6  |   4  |   1  |    4   ||    21   |
| tmp_last_V_1_reg_226 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3462  ||  2.5545 ||    96   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   96   |
|  Register |    -   |  2604  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  2604  |   158  |
+-----------+--------+--------+--------+
