
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.70    0.01    0.09    0.09 v parallel_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net20 (net)
                  0.01    0.00    0.09 v _101_/A1 (NAND3_X1)
     1    1.75    0.01    0.02    0.10 ^ _101_/ZN (NAND3_X1)
                                         _045_ (net)
                  0.01    0.00    0.10 ^ _105_/A (OAI21_X1)
     1    1.16    0.01    0.01    0.11 v _105_/ZN (OAI21_X1)
                                         _007_ (net)
                  0.01    0.00    0.11 v parallel_out[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: parallel_out[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.16    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    9.10    0.02    0.04    0.24 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.02    0.00    0.24 ^ _066_/A1 (AND2_X2)
     1   12.62    0.02    0.05    0.28 ^ _066_/ZN (AND2_X2)
                                         _017_ (net)
                  0.02    0.00    0.28 ^ _067_/A (BUF_X16)
     8   28.97    0.01    0.02    0.31 ^ _067_/Z (BUF_X16)
                                         _018_ (net)
                  0.01    0.00    0.31 ^ _099_/B (OAI211_X2)
     1    2.10    0.01    0.02    0.33 v _099_/ZN (OAI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.33 v _100_/B2 (OAI21_X1)
     1    1.64    0.02    0.03    0.37 ^ _100_/ZN (OAI21_X1)
                                         _006_ (net)
                  0.02    0.00    0.37 ^ parallel_out[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parallel_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: parallel_out[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.16    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    9.10    0.02    0.04    0.24 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.02    0.00    0.24 ^ _066_/A1 (AND2_X2)
     1   12.62    0.02    0.05    0.28 ^ _066_/ZN (AND2_X2)
                                         _017_ (net)
                  0.02    0.00    0.28 ^ _067_/A (BUF_X16)
     8   28.97    0.01    0.02    0.31 ^ _067_/Z (BUF_X16)
                                         _018_ (net)
                  0.01    0.00    0.31 ^ _099_/B (OAI211_X2)
     1    2.10    0.01    0.02    0.33 v _099_/ZN (OAI211_X2)
                                         _044_ (net)
                  0.01    0.00    0.33 v _100_/B2 (OAI21_X1)
     1    1.64    0.02    0.03    0.37 ^ _100_/ZN (OAI21_X1)
                                         _006_ (net)
                  0.02    0.00    0.37 ^ parallel_out[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parallel_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.16963590681552887

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8544

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
24.40969467163086

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
26.054399490356445

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9369

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ parallel_out[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v parallel_out[6]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.15 v _102_/Z (MUX2_X1)
   0.03    0.18 ^ _103_/ZN (NOR2_X1)
   0.01    0.19 v _105_/ZN (OAI21_X1)
   0.00    0.19 v parallel_out[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v parallel_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.10 ^ _101_/ZN (NAND3_X1)
   0.01    0.11 v _105_/ZN (OAI21_X1)
   0.00    0.11 v parallel_out[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3663

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5997

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
163.718264

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.45e-05   3.91e-06   6.22e-07   5.90e-05  55.0%
Combinational          2.55e-05   2.02e-05   2.47e-06   4.82e-05  45.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.00e-05   2.41e-05   3.09e-06   1.07e-04 100.0%
                          74.6%      22.5%       2.9%
