// Seed: 2227088041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd34
) (
    output supply1 id_0,
    output tri1 id_1,
    input uwire _id_2,
    input tri _id_3
);
  wire [{  ~  id_2  ,  -1  ==  -1 'b0 } : -1] id_5;
  wire [id_3 : 1] id_6;
  assign id_1 = -1 == -1 <= -1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
