$date
	Sun Mar 27 15:58:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_and $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$scope module a1 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
0#
0"
#11
0!
#20
1#
#30
0#
1"
#40
1#
#41
1!
#50
