// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (c) 2023 MediaTek Inc.
 *
 */

/dts-v1/;
#include <dt-bindings/clock/mediatek,mt8188-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/mailbox/mediatek,mt8188-gce.h>
#include <dt-bindings/memory/mediatek,mt8188-memory-port.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mediatek,mt8188-pinfunc.h>
#include <dt-bindings/power/mediatek,mt8188-power.h>
#include <dt-bindings/reset/mt8188-resets.h>
#include <dt-bindings/thermal/thermal.h>

/ {
	compatible = "mediatek,mt8188";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		dp-intf1 = &dp_intf1;
		ethdr0 = &ethdr0;
		gce0 = &gce0;
		gce1 = &gce1;
		merge1 = &merge1;
		merge2 = &merge2;
		merge3 = &merge3;
		merge4 = &merge4;
		merge5 = &merge5;
		mutex0 = &mutex;
		mutex1 = &mutex1;
		padding0 = &padding0;
		padding1 = &padding1;
		padding2 = &padding2;
		padding3 = &padding3;
		padding4 = &padding4;
		padding5 = &padding5;
		padding6 = &padding6;
		padding7 = &padding7;
		vdo1-rdma0 = &vdo1_rdma0;
		vdo1-rdma1 = &vdo1_rdma1;
		vdo1-rdma2 = &vdo1_rdma2;
		vdo1-rdma3 = &vdo1_rdma3;
		vdo1-rdma4 = &vdo1_rdma4;
		vdo1-rdma5 = &vdo1_rdma5;
		vdo1-rdma6 = &vdo1_rdma6;
		vdo1-rdma7 = &vdo1_rdma7;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x000>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			cpu-idle-states = <&cpu_off_l &cluster_off_l>;
			i-cache-size = <32768>;
			i-cache-line-size = <64>;
			i-cache-sets = <128>;
			d-cache-size = <32768>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2_0>;
			#cooling-cells = <2>;
		};

		cpu1: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			cpu-idle-states = <&cpu_off_l &cluster_off_l>;
			i-cache-size = <32768>;
			i-cache-line-size = <64>;
			i-cache-sets = <128>;
			d-cache-size = <32768>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2_0>;
			#cooling-cells = <2>;
		};

		cpu2: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			cpu-idle-states = <&cpu_off_l &cluster_off_l>;
			i-cache-size = <32768>;
			i-cache-line-size = <64>;
			i-cache-sets = <128>;
			d-cache-size = <32768>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2_0>;
			#cooling-cells = <2>;
		};

		cpu3: cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			cpu-idle-states = <&cpu_off_l &cluster_off_l>;
			i-cache-size = <32768>;
			i-cache-line-size = <64>;
			i-cache-sets = <128>;
			d-cache-size = <32768>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2_0>;
			#cooling-cells = <2>;
		};

		cpu4: cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			cpu-idle-states = <&cpu_off_l &cluster_off_l>;
			i-cache-size = <32768>;
			i-cache-line-size = <64>;
			i-cache-sets = <128>;
			d-cache-size = <32768>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2_0>;
			#cooling-cells = <2>;
		};

		cpu5: cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			cpu-idle-states = <&cpu_off_l &cluster_off_l>;
			i-cache-size = <32768>;
			i-cache-line-size = <64>;
			i-cache-sets = <128>;
			d-cache-size = <32768>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2_0>;
			#cooling-cells = <2>;
		};

		cpu6: cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x600>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2600000000>;
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpu_off_b &cluster_off_b>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2_1>;
			#cooling-cells = <2>;
		};

		cpu7: cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x700>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2600000000>;
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpu_off_b &cluster_off_b>;
			i-cache-size = <65536>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <65536>;
			d-cache-line-size = <64>;
			d-cache-sets = <256>;
			next-level-cache = <&l2_1>;
			#cooling-cells = <2>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};

				core1 {
					cpu = <&cpu1>;
				};

				core2 {
					cpu = <&cpu2>;
				};

				core3 {
					cpu = <&cpu3>;
				};

				core4 {
					cpu = <&cpu4>;
				};

				core5 {
					cpu = <&cpu5>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};

				core1 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "psci";

			cpu_off_l: cpu-off-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <95>;
				min-residency-us = <580>;
			};

			cpu_off_b: cpu-off-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <45>;
				exit-latency-us = <140>;
				min-residency-us = <740>;
			};

			cluster_off_l: cluster-off-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010010>;
				local-timer-stop;
				entry-latency-us = <55>;
				exit-latency-us = <155>;
				min-residency-us = <840>;
			};

			cluster_off_b: cluster-off-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010010>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <200>;
				min-residency-us = <1000>;
			};

			mcusys_off: mcusys_off {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010024>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <1400>;
				min-residency-us = <13200>;
			};

			system_mem: system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010030>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <1800>;
				min-residency-us = <13200>;
			};

			system_pll: system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010040>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <1850>;
				min-residency-us = <13200>;
			};

			system_bus: system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010050>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <2800>;
				min-residency-us = <13200>;
			};

			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01011f01>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};

		l2_0: l2-cache0 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <131072>;
			cache-line-size = <64>;
			cache-sets = <512>;
			next-level-cache = <&l3_0>;
			cache-unified;
		};

		l2_1: l2-cache1 {
			compatible = "cache";
			cache-level = <2>;
			cache-size = <262144>;
			cache-line-size = <64>;
			cache-sets = <512>;
			next-level-cache = <&l3_0>;
			cache-unified;
		};

		l3_0: l3-cache {
			compatible = "cache";
			cache-level = <3>;
			cache-size = <2097152>;
			cache-line-size = <64>;
			cache-sets = <2048>;
			cache-unified;
		};
	};

	clk13m: oscillator-13m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <13000000>;
		clock-output-names = "clk13m";
	};

	clk26m: oscillator-26m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <26000000>;
		clock-output-names = "clk26m";
	};

	clk32k: oscillator-32k {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <32768>;
		clock-output-names = "clk32k";
	};

	gpu_opp_table: opp_table0 {
		compatible = "operating-points-v2", "operating-points-v2-mali";
		opp-shared;

		opp-390000000 {
			opp-hz = /bits/ 64 <390000000>;
			opp-hz-real = /bits/ 64 <390000000>,
				      /bits/ 64 <390000000>;
			opp-microvolt = <575000>, <750000>;
		};

		opp-431000000 {
			opp-hz = /bits/ 64 <431000000>;
			opp-hz-real = /bits/ 64 <431000000>,
				      /bits/ 64 <531000000>;
			opp-microvolt = <587500>, <750000>;
		};

		opp-473000000 {
			opp-hz = /bits/ 64 <473000000>;
			opp-hz-real = /bits/ 64 <473000000>,
				      /bits/ 64 <473000000>;
			opp-microvolt = <600000>, <750000>;
		};

		opp-515000000 {
			opp-hz = /bits/ 64 <515000000>;
			opp-hz-real = /bits/ 64 <515000000>,
				      /bits/ 64 <515000000>;
			opp-microvolt = <612500>, <750000>;
		};

		opp-556000000 {
			opp-hz = /bits/ 64 <556000000>;
			opp-hz-real = /bits/ 64 <556000000>,
				      /bits/ 64 <556000000>;
			opp-microvolt = <625000>, <750000>;
		};

		opp-598000000 {
			opp-hz = /bits/ 64 <598000000>;
			opp-hz-real = /bits/ 64 <598000000>,
				      /bits/ 64 <598000000>;
			opp-microvolt = <637500>, <750000>;
		};

		opp-640000000 {
			opp-hz = /bits/ 64 <640000000>;
			opp-hz-real = /bits/ 64 <640000000>,
				      /bits/ 64 <640000000>;
			opp-microvolt = <650000>, <750000>;
		};

		opp-670000000 {
			opp-hz = /bits/ 64 <670000000>;
			opp-hz-real = /bits/ 64 <670000000>,
				      /bits/ 64 <670000000>;
			opp-microvolt = <662500>, <750000>;
		};

		opp-700000000 {
			opp-hz = /bits/ 64 <700000000>;
			opp-hz-real = /bits/ 64 <700000000>,
				      /bits/ 64 <700000000>;
			opp-microvolt = <675000>, <750000>;
		};

		opp-730000000 {
			opp-hz = /bits/ 64 <730000000>;
			opp-hz-real = /bits/ 64 <730000000>,
				      /bits/ 64 <730000000>;
			opp-microvolt = <687500>, <750000>;
		};

		opp-760000000 {
			opp-hz = /bits/ 64 <760000000>;
			opp-hz-real = /bits/ 64 <760000000>,
				      /bits/ 64 <760000000>;
			opp-microvolt = <700000>, <750000>;
		};

		opp-790000000 {
			opp-hz = /bits/ 64 <790000000>;
			opp-hz-real = /bits/ 64 <790000000>,
				      /bits/ 64 <790000000>;
			opp-microvolt = <712500>, <750000>;
		};

		opp-835000000 {
			opp-hz = /bits/ 64 <835000000>;
			opp-hz-real = /bits/ 64 <835000000>,
				      /bits/ 64 <835000000>;
			opp-microvolt = <731250>, <750000>;
		};

		opp-880000000 {
			opp-hz = /bits/ 64 <880000000>;
			opp-hz-real = /bits/ 64 <880000000>,
				      /bits/ 64 <880000000>;
			opp-microvolt = <750000>, <750000>;
		};

		opp-915000000 {
			opp-hz = /bits/ 64 <915000000>;
			opp-hz-real = /bits/ 64 <915000000>,
				      /bits/ 64 <915000000>;
			opp-microvolt = <775000>, <775000>;
			opp-microvolt-bin5 = <762500>, <762500>;
			opp-microvolt-bin6 = <750000>, <750000>;
		};

		opp-950000000 {
			opp-hz = /bits/ 64 <950000000>;
			opp-hz-real = /bits/ 64 <950000000>,
				      /bits/ 64 <950000000>;
			opp-microvolt = <800000>, <800000>;
			opp-microvolt-bin5 = <775000>, <775000>;
			opp-microvolt-bin6 = <750000>, <750000>;
		};
	};

	pmu-a55 {
		compatible = "arm,cortex-a55-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};

	pmu-a78 {
		compatible = "arm,cortex-a78-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	sound: sound {
		mediatek,platform = <&afe>;
		status = "disabled";
	};

	vtemp: vtemp {
		compatible = "mediatek,virtual-temp";
		#thermal-sensor-cells = <1>;
	};

	thermal_zones: thermal-zones {
		cpu_little1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsmcu 0>;

			trips {
				cpu_little1_crit: cpu-little1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cpu_little2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsmcu 1>;

			trips {
				cpu_little2_crit: cpu-little2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cpu_little3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsmcu 2>;

			trips {
				cpu_little3_crit: cpu-little3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cpu_little4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsmcu 3>;

			trips {
				cpu_little4_crit: cpu-little4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cpu_big0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsmcu 4>;

			trips {
				cpu_big0_crit: cpu-big0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cpu_big1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsmcu 5>;

			trips {
				cpu_big1_crit: cpu-big1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		apu {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 0>;

			trips {
				apu_crit: apu-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 1>;

			trips {
				gpu1_crit: gpu1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 2>;

			trips {
				gpu2_crit: gpu2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		soc1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 3>;

			trips {
				soc1_crit: soc1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		soc2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 4>;

			trips {
				soc2_crit: soc2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		soc3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 5>;

			trips {
				soc3_crit: soc3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cam1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 6>;

			trips {
				cam1_crit: cam1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		cam2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvtsap 7>;

			trips {
				cam2_crit: cam2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};

		soc_max {
			polling-delay = <1000>; /* milliseconds */
			polling-delay-passive = <100>; /* milliseconds */
			thermal-sensors = <&vtemp 0>;
			sustainable-power = <1500>;

			trips {
				threshold: trip-point@0 {
					temperature = <68000>;
					hysteresis = <2000>;
					type = "passive";
				};

				target: target@1 {
					temperature = <85000>;
					hysteresis = <2000>;
					type = "passive";
				};

				soc_max_crit: soc_max_crit@0 {
					temperature = <115000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};

			cooling_map: cooling-maps {
				map0 {
					trip = <&target>;
					cooling-device = <&cpu0
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu1
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu2
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu3
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu4
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu5
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>;
					contribution = <2345>;
				};

				map1 {
					trip = <&target>;
					cooling-device = <&cpu6
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu7
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
			};
		};
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		ranges;

		performance: performance-controller@11bc10 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
			#performance-domain-cells = <1>;
		};

		gic: interrupt-controller@c000000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <4>;
			#address-cells = <2>;
			#size-cells = <2>;
			#redistributor-regions = <1>;
			interrupt-parent = <&gic>;
			interrupt-controller;
			reg = <0 0x0c000000 0 0x40000>,
			      <0 0x0c040000 0 0x200000>;
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;

			ppi-partitions {
				ppi_cluster0: interrupt-partition-0 {
					affinity = <&cpu0 &cpu1 &cpu2 &cpu3 &cpu4 &cpu5>;
				};

				ppi_cluster1: interrupt-partition-1 {
					affinity = <&cpu6 &cpu7>;
				};
			};
		};

		topckgen: syscon@10000000 {
			compatible = "mediatek,mt8188-topckgen", "syscon";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg_ao: syscon@10001000 {
			compatible = "mediatek,mt8188-infracfg-ao", "syscon";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		pericfg: syscon@10003000 {
			compatible = "mediatek,mt8188-pericfg", "syscon";
			reg = <0 0x10003000 0 0x1000>;
			#clock-cells = <1>;
		};

		pio: pinctrl@10005000 {
			compatible = "mediatek,mt8188-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c00000 0 0x1000>,
			      <0 0x11e10000 0 0x1000>,
			      <0 0x11e20000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>,
			      <0 0x1000b000 0 0x1000>;
			reg-names = "iocfg0", "iocfg_rm", "iocfg_lt",
				    "iocfg_lm", "iocfg_rt", "eint";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 176>;
			interrupt-controller;
			interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH 0>;
			#interrupt-cells = <2>;
		};

		scpsys: syscon@10006000 {
			compatible = "syscon", "simple-mfd";
			reg = <0 0x10006000 0 0x1000>;
			#power-domain-cells = <1>;

			/* System Power Manager */
			spm: power-controller {
				compatible = "mediatek,mt8188-power-controller";
				#address-cells = <1>;
				#size-cells = <0>;
				#power-domain-cells = <1>;

				/* power domain of the SoC */
				mfg0: mfg0@MT8188_POWER_DOMAIN_MFG0 {
					reg = <MT8188_POWER_DOMAIN_MFG0>;
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <1>;

					mfg1@MT8188_POWER_DOMAIN_MFG1 {
						reg = <MT8188_POWER_DOMAIN_MFG1>;
						clocks = <&topckgen CLK_TOP_MFG_CK_FAST_REF>,
							 <&topckgen CLK_TOP_MFG_CORE_TMP>;
						clock-names= "mfg10", "mfg11";
						mediatek,infracfg = <&infracfg_ao>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <1>;

						mfg2@MT8188_POWER_DOMAIN_MFG2 {
							reg = <MT8188_POWER_DOMAIN_MFG2>;
							#power-domain-cells = <0>;
						};

						mfg3@MT8188_POWER_DOMAIN_MFG3 {
							reg = <MT8188_POWER_DOMAIN_MFG3>;
							#power-domain-cells = <0>;
						};

						mfg4@MT8188_POWER_DOMAIN_MFG4 {
							reg = <MT8188_POWER_DOMAIN_MFG4>;
							#power-domain-cells = <0>;
						};
					};
				};

				vppsys0@MT8188_POWER_DOMAIN_VPPSYS0 {
					reg = <MT8188_POWER_DOMAIN_VPPSYS0>;
					clocks = <&topckgen CLK_TOP_VPP>,
						 <&topckgen CLK_TOP_CAM>,
						 <&topckgen CLK_TOP_CCU>,
						 <&topckgen CLK_TOP_IMG>,
						 <&topckgen CLK_TOP_VENC>,
						 <&topckgen CLK_TOP_VDEC>,
						 <&topckgen CLK_TOP_WPE_VPP>,
						 <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VPP0>,
						 <&topckgen CLK_TOP_CFGREG_F26M_VPP0>,
						 <&vppsys0 CLK_VPP0_SMI_COMMON_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB0_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB1_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_VENCSYS_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_VENCSYS_CORE1_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_INFRA_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_CAMSYS_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB5_MMSRAM>,
						 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB6_MMSRAM>,
						 <&vppsys0 CLK_VPP0_SMI_REORDER_MMSRAM>,
						 <&vppsys0 CLK_VPP0_SMI_IOMMU>,
						 <&vppsys0 CLK_VPP0_GALS_IMGSYS_CAMSYS>,
						 <&vppsys0 CLK_VPP0_GALS_EMI0_EMI1>,
						 <&vppsys0 CLK_VPP0_SMI_SUB_COMMON_REORDER>,
						 <&vppsys0 CLK_VPP0_SMI_RSI>,
						 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>,
						 <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>,
						 <&vppsys0 CLK_VPP0_GALS_VPP1_WPESYS>,
						 <&vppsys0 CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1>;
					clock-names = "vppsys00", "vppsys01", "vppsys02", "vppsys03",
						      "vppsys04", "vppsys05", "vppsys06", "vppsys07",
						      "vppsys08", "vppsys0-0", "vppsys0-1", "vppsys0-2",
						      "vppsys0-3", "vppsys0-4", "vppsys0-5", "vppsys0-6",
						      "vppsys0-7", "vppsys0-8", "vppsys0-9", "vppsys0-10",
						      "vppsys0-11", "vppsys0-12", "vppsys0-13", "vppsys0-14",
						      "vppsys0-15", "vppsys0-16", "vppsys0-17", "vppsys0-18";
					mediatek,infracfg = <&infracfg_ao>;
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <1>;

					vdosys0@MT8188_POWER_DOMAIN_VDOSYS0 {
						reg = <MT8188_POWER_DOMAIN_VDOSYS0>;
						clocks = <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VDO0>,
							 <&topckgen CLK_TOP_CFGREG_F26M_VDO0>,
							 <&vdosys0 CLK_VDO0_SMI_GALS>,
							 <&vdosys0 CLK_VDO0_SMI_COMMON>,
							 <&vdosys0 CLK_VDO0_SMI_EMI>,
							 <&vdosys0 CLK_VDO0_SMI_IOMMU>,
							 <&vdosys0 CLK_VDO0_SMI_LARB>,
							 <&vdosys0 CLK_VDO0_SMI_RSI>,
							 <&vdosys0 CLK_VDO0_APB_BUS>;
						clock-names = "vdosys00", "vdosys01", "vdosys0-0",
							      "vdosys0-1", "vdosys0-2", "vdosys0-3",
							      "vdosys0-4", "vdosys0-5", "vdosys0-6";
						mediatek,infracfg = <&infracfg_ao>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <1>;

						vppsys1@MT8188_POWER_DOMAIN_VPPSYS1 {
							reg = <MT8188_POWER_DOMAIN_VPPSYS1>;
							clocks = <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VPP1>,
								 <&topckgen CLK_TOP_CFGREG_F26M_VPP1>,
								 <&vppsys1 CLK_VPP1_GALS5>,
								 <&vppsys1 CLK_VPP1_GALS6>,
								 <&vppsys1 CLK_VPP1_LARB5>,
								 <&vppsys1 CLK_VPP1_LARB6>;
							clock-names = "vppsys10", "vppsys11", "vppsys1-0",
								      "vppsys1-1", "vppsys1-2", "vppsys1-3";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						vdec0@MT8188_POWER_DOMAIN_VDEC0 {
							reg = <MT8188_POWER_DOMAIN_VDEC0>;
							clocks = <&vdecsys_soc CLK_VDEC1_SOC_LARB1>;
							clock-names = "vdec0-0";
							mediatek,infracfg = <&infracfg_ao>;
							#address-cells = <1>;
							#size-cells = <0>;
							#power-domain-cells = <1>;

							vdec1@MT8188_POWER_DOMAIN_VDEC1 {
								reg = <MT8188_POWER_DOMAIN_VDEC1>;
								clocks = <&vdecsys CLK_VDEC2_LARB1>;
								clock-names = "vdec1-0";
								mediatek,infracfg = <&infracfg_ao>;
								#power-domain-cells = <0>;
							};
						};

						cam_vcore: cam_vcore@MT8188_POWER_DOMAIN_CAM_VCORE {
							reg = <MT8188_POWER_DOMAIN_CAM_VCORE>;
							clocks = <&topckgen CLK_TOP_CAM>,
								 <&topckgen CLK_TOP_CCU>,
								 <&topckgen CLK_TOP_CCU_AHB>,
								 <&topckgen CLK_TOP_CFGREG_CLOCK_ISP_AXI_GALS>;
							clock-names = "cam_vcore0", "cam_vcore1",
								      "cam_vcore2", "cam_vcore3";
							mediatek,infracfg = <&infracfg_ao>;
							#address-cells = <1>;
							#size-cells = <0>;
							#power-domain-cells = <1>;

							cam_main@MT8188_POWER_DOMAIN_CAM_MAIN {
								reg = <MT8188_POWER_DOMAIN_CAM_MAIN>;
								clocks = <&camsys CLK_CAM_MAIN_LARB13>,
									 <&camsys CLK_CAM_MAIN_LARB14>,
									 <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
									 <&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
									 <&camsys CLK_CAM_MAIN_CAM2SYS_GALS>;
								clock-names= "cam_main-0", "cam_main-1",
									     "cam_main-2", "cam_main-3",
									     "cam_main-4";
								mediatek,infracfg = <&infracfg_ao>;
								#address-cells = <1>;
								#size-cells = <0>;
								#power-domain-cells = <1>;

								cam_subb@MT8188_POWER_DOMAIN_CAM_SUBB {
									reg =<MT8188_POWER_DOMAIN_CAM_SUBB>;
									clocks = <&camsys CLK_CAM_MAIN_CAM_SUBB>,
										 <&camsys_rawb CLK_CAM_RAWB_LARBX>,
										 <&camsys_yuvb CLK_CAM_YUVB_LARBX>;
									clock-names = "cam_subb-0", "cam_subb-1", "cam_subb-2";
									mediatek,smi = <&smi_cam0>;
									mediatek,larb = <&camsys_rawb &camsys_yuvb>;
									#power-domain-cells = <0>;
								};

								cam_suba@MT8188_POWER_DOMAIN_CAM_SUBA {
									reg =<MT8188_POWER_DOMAIN_CAM_SUBA>;
									clocks = <&camsys CLK_CAM_MAIN_CAM_SUBA>,
										 <&camsys_rawa CLK_CAM_RAWA_LARBX>,
										 <&camsys_yuva CLK_CAM_YUVA_LARBX>;
									clock-names = "cam_suba-0", "cam_suba-1", "cam_suba-2";
									mediatek,smi = <&smi_cam1>;
									mediatek,larb = <&camsys_rawa &camsys_yuva>;
									#power-domain-cells = <0>;
								};
							};
						};

						vdosys1@MT8188_POWER_DOMAIN_VDOSYS1 {
							reg = <MT8188_POWER_DOMAIN_VDOSYS1>;
							clocks = <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VDO1>,
								 <&topckgen CLK_TOP_CFGREG_F26M_VDO1>,
								 <&vdosys1 CLK_VDO1_SMI_LARB2>,
								 <&vdosys1 CLK_VDO1_SMI_LARB3>,
								 <&vdosys1 CLK_VDO1_GALS>;
							clock-names = "vdosys10", "vdosys11", "vdosys1-0",
								      "vdosys1-1", "vdosys1-2";
							mediatek,infracfg = <&infracfg_ao>;
							#address-cells = <1>;
							#size-cells = <0>;
							#power-domain-cells = <1>;

							hdmi_tx@MT8188_POWER_DOMAIN_HDMI_TX {
								reg = <MT8188_POWER_DOMAIN_HDMI_TX>;
								clocks = <&topckgen CLK_TOP_HDMI_APB>,
									 <&topckgen CLK_TOP_HDCP_24M>;
								clock-names = "hdmi_tx0", "hdmi_tx1";
								mediatek,infracfg = <&infracfg_ao>;
								#power-domain-cells = <0>;
							};

							dp_tx@MT8188_POWER_DOMAIN_DP_TX {
								reg = <MT8188_POWER_DOMAIN_DP_TX>;
								mediatek,infracfg = <&infracfg_ao>;
								#power-domain-cells = <0>;
							};

							edp_tx@MT8188_POWER_DOMAIN_EDP_TX {
								reg = <MT8188_POWER_DOMAIN_EDP_TX>;
								mediatek,infracfg = <&infracfg_ao>;
								#power-domain-cells = <0>;
							};
						};

						venc@MT8188_POWER_DOMAIN_VENC {
							reg = <MT8188_POWER_DOMAIN_VENC>;
							clocks = <&vencsys CLK_VENC1_LARB>,
								 <&vencsys CLK_VENC1_VENC>,
								 <&vencsys CLK_VENC1_GALS>,
								 <&vencsys CLK_VENC1_GALS_SRAM>;
							clock-names = "venc-0", "venc-1", "venc-2", "venc-3";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						wpe@MT8188_POWER_DOMAIN_WPE {
							reg = <MT8188_POWER_DOMAIN_WPE>;
							clocks = <&wpesys CLK_WPE_TOP_SMI_LARB7>,
								 <&wpesys CLK_WPE_TOP_SMI_LARB7_PCLK_EN>;
							clock-names = "wpe-0", "wpe-1";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						img_vcore: img_vcore@MT8188_POWER_DOMAIN_IMG_VCORE {
							reg = <MT8188_POWER_DOMAIN_IMG_VCORE>;
							clocks = <&topckgen CLK_TOP_IMG>,
								 <&topckgen CLK_TOP_CFGREG_CLOCK_ISP_AXI_GALS>;
							clock-names = "img_vcore0", "img_vcore1";
							mediatek,infracfg = <&infracfg_ao>;
							#address-cells = <1>;
							#size-cells = <0>;
							#power-domain-cells = <1>;

							img_main@MT8188_POWER_DOMAIN_IMG_MAIN {
								reg = <MT8188_POWER_DOMAIN_IMG_MAIN>;
								clocks = <&imgsys CLK_IMGSYS_MAIN_LARB9>,
									 <&imgsys CLK_IMGSYS_MAIN_VCORE_GALS>,
									 <&imgsys CLK_IMGSYS_MAIN_DIP0>,
									 <&imgsys CLK_IMGSYS_MAIN_GALS>;
								clock-names = "img_main-0", "img_main-1",
									      "img_main-2", "img_main-3";
								mediatek,infracfg = <&infracfg_ao>;
								#address-cells = <1>;
								#size-cells = <0>;
								#power-domain-cells = <1>;

								dip@MT8188_POWER_DOMAIN_DIP {
									reg = <MT8188_POWER_DOMAIN_DIP>;
									clocks = <&imgsys CLK_IMGSYS_MAIN_WPE0>,
										 <&imgsys CLK_IMGSYS_MAIN_IPE>,
										 <&imgsys CLK_IMGSYS_MAIN_WPE1>,
										 <&imgsys CLK_IMGSYS_MAIN_WPE2>,
										 <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_LARB10>,
										 <&imgsys_wpe1 CLK_IMGSYS_WPE1_LARB11>,
										 <&imgsys_wpe2 CLK_IMGSYS_WPE2_LARB11>,
										 <&imgsys_wpe3 CLK_IMGSYS_WPE3_LARB11>,
										 <&imgsys1_dip_nr CLK_IMGSYS1_DIP_NR_LARB15>;
									clock-names = "dip-0", "dip-1", "dip-2",
										      "dip-3", "dip-4", "dip-5",
										      "dip-6", "dip-7", "dip-8";
									mediatek,smi = <&smi_img0 &smi_img1>;
									mediatek,larb = <&imgsys1_dip_top &imgsys_wpe1
											 &imgsys_wpe3 &imgsys_wpe2
											 &imgsys1_dip_nr>;
									#power-domain-cells = <0>;
								};

								ipe@MT8188_POWER_DOMAIN_IPE {
									reg = <MT8188_POWER_DOMAIN_IPE>;
									clocks = <&topckgen CLK_TOP_IPE>,
										 <&imgsys CLK_IMGSYS_MAIN_IPE>,
										 <&ipesys CLK_IPE_SMI_LARB12>;
									clock-names= "ipe0", "ipe-0", "ipe-1";
									mediatek,smi = <&smi_img1>;
									mediatek,larb = <&ipesys>;
									#power-domain-cells = <0>;
								};
							};
						};
					};
				};

				pextp_mac_p0@MT8188_POWER_DOMAIN_PEXTP_MAC_P0 {
					reg = <MT8188_POWER_DOMAIN_PEXTP_MAC_P0>;
					mediatek,infracfg = <&infracfg_ao>;
					clocks = <&pericfg_ao CLK_PERI_AO_PCIE_P0_FMEM>;
					clock-names = "pextp_mac_p0-0";
					#power-domain-cells = <0>;
				};

				csirx_top@MT8188_POWER_DOMAIN_CSIRX_TOP {
					reg = <MT8188_POWER_DOMAIN_CSIRX_TOP>;
					clocks = <&topckgen CLK_TOP_SENINF>,
						 <&topckgen CLK_TOP_SENINF1>;
					clock-names = "csirx_top0", "csirx_top1";
					#power-domain-cells = <0>;
				};

				pextp_phy_top@MT8188_POWER_DOMAIN_PEXTP_PHY_TOP {
					reg = <MT8188_POWER_DOMAIN_PEXTP_PHY_TOP>;
					#power-domain-cells = <0>;
				};

				adsp_ao@MT8188_POWER_DOMAIN_ADSP_AO {
					reg = <MT8188_POWER_DOMAIN_ADSP_AO>;
					mediatek,infracfg = <&infracfg_ao>;
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <1>;

					adsp_infra@MT8188_POWER_DOMAIN_ADSP_INFRA {
						reg = <MT8188_POWER_DOMAIN_ADSP_INFRA>;
						clocks = <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>,
							 <&topckgen CLK_TOP_ADSP>;
						clock-names = "adsp_infra0", "adsp_infra1";
						mediatek,infracfg = <&infracfg_ao>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <1>;

						audio_asrc@MT8188_POWER_DOMAIN_AUDIO_ASRC {
							reg = <MT8188_POWER_DOMAIN_AUDIO_ASRC>;
							clocks = <&topckgen CLK_TOP_ASM_H>;
							clock-names = "audio_asrc0";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						audio@MT8188_POWER_DOMAIN_AUDIO {
							reg = <MT8188_POWER_DOMAIN_AUDIO>;
							clocks = <&topckgen CLK_TOP_A1SYS_HP>,
								 <&topckgen CLK_TOP_AUD_INTBUS>,
								 <&adsp_audio26m CLK_AUDIODSP_AUDIO26M>;
							clock-names = "audio0", "audio1", "audio2";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						adsp@MT8188_POWER_DOMAIN_ADSP {
							reg = <MT8188_POWER_DOMAIN_ADSP>;
							clocks = <&apmixedsys CLK_APMIXED_ADSPPLL>;
							clock-names = "clk_apmixed_adsppll";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};
					};
				};

				ether@MT8188_POWER_DOMAIN_ETHER {
					reg = <MT8188_POWER_DOMAIN_ETHER>;
					clocks = <&pericfg_ao CLK_PERI_AO_ETHERNET_MAC>;
					clock-names = "ether0";
					mediatek,infracfg = <&infracfg_ao>;
					#power-domain-cells = <0>;
				};
			};
		};

		watchdog: watchdog@10007000 {
			compatible = "mediatek,mt8188-wdt";
			reg = <0 0x10007000 0 0x100>;
			mediatek,disable-extrst;
			#reset-cells = <1>;
		};

		apmixedsys: syscon@1000c000 {
			compatible = "mediatek,mt8188-apmixedsys", "syscon";
			reg = <0 0x1000c000 0 0x1000>;
			#clock-cells = <1>;
		};

		systimer: timer@10017000 {
			compatible = "mediatek,mt8188-timer", "mediatek,mt6765-timer";
			reg = <0 0x10017000 0 0x1000>;
			reg-names = "sys_timer_base";
			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		pwrap: pwrap@10024000 {
			compatible = "mediatek,mt8188-pwrap", "mediatek,mt8195-pwrap", "syscon";
			reg = <0 0x10024000 0 0x1000>;
			reg-names = "pwrap";
			interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao CLK_INFRA_AO_PMIC_AP>,
				 <&infracfg_ao CLK_INFRA_AO_PMIC_TMR>;
			clock-names = "spi", "wrap";
		};

		spmi: spmi@10027000 {
			compatible = "mediatek,mt8188-spmi",
				     "mediatek,mt8195-spmi";
			reg = <0 0x10027000 0 0x000e00>,
			      <0 0x10029000 0 0x000100>;
			reg-names = "pmif", "spmimst";
			interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>;
			irq_event_en = <0x18000000 0x0001c000 0x0 0x0 0x0>;
			clocks = <&infracfg_ao CLK_INFRA_AO_PMIC_AP>,
				 <&infracfg_ao CLK_INFRA_AO_PMIC_TMR>,
				 <&topckgen CLK_TOP_SPMI_M_MST>;
			clock-names = "pmif_sys_ck",
				      "pmif_tmr_ck",
				      "spmimst_clk_mux";
			assigned-clocks = <&topckgen CLK_TOP_SPMI_M_MST>;
			assigned-clock-parents = <&topckgen CLK_TOP_ULPOSC1_D10>;
		};

		infra_iommu: iommu@10315000 {
			compatible = "mediatek,mt8188-iommu-infra";
			reg = <0 0x10315000 0 0x1000>;
			interrupts = <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		gce0: mailbox@10320000 {
			compatible = "mediatek,mt8188-gce";
			reg = <0 0x10320000 0 0x4000>;
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <2>;
			clocks = <&infracfg_ao CLK_INFRA_AO_GCE>;
			mboxes = <&gce0 15 CMDQ_THR_PRIO_1>;
			mediatek,gce-events = <CMDQ_SYNC_TOKEN_SECURE_THR_EOF>;
		};

		gce1: mailbox@10330000 {
			compatible = "mediatek,mt8188-gce";
			reg = <0 0x10330000 0 0x4000>;
			interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <2>;
			clocks = <&infracfg_ao CLK_INFRA_AO_GCE2>;
		};

		scp: scp@10500000 {
			compatible = "mediatek,mt8188-scp";
			reg = <0 0x10500000 0 0x100000>,
			      <0 0x10720000 0 0xe0000>;
			reg-names = "sram", "cfg";
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		scp_dual: scp-dual@105af000 {
			compatible = "mediatek,mt8195-scp-dual";
			reg = <0 0x105d0000 0 0x2f000>,
			      <0 0x10720000 0 0xe0000>;
			reg-names = "sram", "cfg";
			interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		afe: afe@10b10000 {
			compatible = "mediatek,mt8188-afe";
			mediatek,topckgen = <&topckgen>;
			mediatek,infracfg = <&infracfg_ao>;
			power-domains = <&spm MT8188_POWER_DOMAIN_AUDIO>;
			interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
			resets = <&watchdog 14>;
			reset-names = "audiosys";
			reg = <0 0x10b10000 0 0x10000>;
			clocks = <&clk26m>,
				 <&apmixedsys CLK_APMIXED_APLL1>,
				 <&apmixedsys CLK_APMIXED_APLL2>,
				 <&topckgen CLK_TOP_APLL12_CK_DIV0>,
				 <&topckgen CLK_TOP_APLL12_CK_DIV1>,
				 <&topckgen CLK_TOP_APLL12_CK_DIV2>,
				 <&topckgen CLK_TOP_APLL12_CK_DIV3>,
				 <&topckgen CLK_TOP_APLL12_CK_DIV9>,
				 <&topckgen CLK_TOP_A1SYS_HP>,
				 <&topckgen CLK_TOP_AUD_INTBUS>,
				 <&topckgen CLK_TOP_AUDIO_H>,
				 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>,
				 <&topckgen CLK_TOP_DPTX>,
				 <&topckgen CLK_TOP_I2SO1>,
				 <&topckgen CLK_TOP_I2SO2>,
				 <&topckgen CLK_TOP_I2SI1>,
				 <&topckgen CLK_TOP_I2SI2>,
				 <&adsp_audio26m CLK_AUDIODSP_AUDIO26M>,
				 <&topckgen CLK_TOP_APLL1_D4>,
				 <&topckgen CLK_TOP_APLL2_D4>,
				 <&topckgen CLK_TOP_APLL12_CK_DIV4>,
				 <&topckgen CLK_TOP_A2SYS>,
				 <&topckgen CLK_TOP_AUD_IEC>;
			clock-names = "clk26m",
				      "apll1",
				      "apll2",
				      "apll12_div0",
				      "apll12_div1",
				      "apll12_div2",
				      "apll12_div3",
				      "apll12_div9",
				      "top_a1sys_hp",
				      "top_aud_intbus",
				      "top_audio_h",
				      "top_audio_local_bus",
				      "top_dptx",
				      "top_i2so1",
				      "top_i2so2",
				      "top_i2si1",
				      "top_i2si2",
				      "adsp_audio_26m",
				      "apll1_d4",
				      "apll2_d4",
				      "apll12_div4",
				      "top_a2sys",
				      "top_aud_iec";
			assigned-clocks = <&topckgen CLK_TOP_A1SYS_HP>;
			assigned-clock-parents =  <&clk26m>;
			status = "disabled";
		};

		adsp: adsp@10b80000 {
			compatible = "mediatek,mt8188-dsp";
			reg = <0 0x10b80000 0 0x2000>,
			      <0 0x10d00000 0 0x80000>,
			      <0 0x10b8b000 0 0x100>,
			      <0 0x10b8f000 0 0x1000>;
			reg-names = "cfg", "sram", "sec", "bus";
			interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "wdt";
			clocks = <&topckgen CLK_TOP_ADSP>,
				 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>;
			clock-names = "audiodsp",
				      "adsp_bus";
			assigned-clocks = <&topckgen CLK_TOP_ADSP>;
			power-domains = <&spm MT8188_POWER_DOMAIN_ADSP>;
			mbox-names = "rx", "tx";
			mboxes = <&adsp_mailbox0>, <&adsp_mailbox1>;
			status = "disabled";
		};

		adsp_mailbox0: mailbox@10b86000 {
			compatible = "mediatek,mt8186-adsp-mbox";
			#mbox-cells = <0>;
			reg = <0 0x10b86100 0 0x1000>;
			interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		adsp_mailbox1: mailbox@10b87000 {
			compatible = "mediatek,mt8186-adsp-mbox";
			#mbox-cells = <0>;
			reg = <0 0x10b87100 0 0x1000>;
			interrupts = <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		adsp_audio26m: clock-controller@10b91100 {
			compatible = "mediatek,mt8188-adsp-audio26m";
			reg = <0 0x10b91100 0 0x100>;
			#clock-cells = <1>;
		};

		uart0: serial@11001100 {
			compatible = "mediatek,mt8188-uart", "mediatek,mt6577-uart";
			reg = <0 0x11001100 0 0x100>;
			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART0>;
			clock-names = "baud", "bus";
			status = "disabled";
		};

		uart1: serial@11001200 {
			compatible = "mediatek,mt8188-uart", "mediatek,mt6577-uart";
			reg = <0 0x11001200 0 0x100>;
			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART1>;
			clock-names = "baud", "bus";
			status = "disabled";
		};

		uart2: serial@11001300 {
			compatible = "mediatek,mt8188-uart", "mediatek,mt6577-uart";
			reg = <0 0x11001300 0 0x100>;
			interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART2>;
			clock-names = "baud", "bus";
			status = "disabled";
		};

		uart3: serial@11001400 {
			compatible = "mediatek,mt8188-uart", "mediatek,mt6577-uart";
			reg = <0 0x11001400 0 0x100>;
			interrupts = <GIC_SPI 723 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART3>;
			clock-names = "baud", "bus";
			status = "disabled";
		};

		auxadc: adc@11002000 {
			compatible = "mediatek,mt8188-auxadc", "mediatek,mt8173-auxadc";
			reg = <0 0x11002000 0 0x1000>;
			clocks = <&infracfg_ao CLK_INFRA_AO_AUXADC>;
			clock-names = "main";
			#io-channel-cells = <1>;
			status = "disabled";
		};

		pericfg_ao: syscon@11003000 {
			compatible = "mediatek,mt8188-pericfg-ao", "syscon";
			reg = <0 0x11003000 0 0x1000>;
			#clock-cells = <1>;
		};

		spi0: spi@1100a000 {
			compatible = "mediatek,mt8188-spi-ipm", "mediatek,spi-ipm";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x1100a000 0 0x1000>;
			interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen CLK_TOP_SPI>,
				 <&infracfg_ao CLK_INFRA_AO_SPI0>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			status = "disabled";
		};

		svs: svs@1100b000 {
			compatible = "mediatek,mt8188-svs";
			reg = <0 0x1100b000 0 0x1000>;
			interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao CLK_INFRA_AO_THERM>;
			clock-names = "main";
			nvmem-cells = <&svs_calibration>,
				      <&lvts_efuse_data1>;
			nvmem-cell-names = "svs-calibration-data",
					   "t-calibration-data";
			resets = <&infracfg_ao MT8188_INFRA_RST3_PTP_CTRL_RST>;
			reset-names = "svs_rst";
		};

		lvtsap: lvts@1100b000 {
			compatible = "mediatek,mt8188-lvts-ap";
			#thermal-sensor-cells = <1>;
			reg = <0 0x1100b000 0 0x1000>;
			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao CLK_INFRA_AO_THERM>;
			resets = <&infracfg_ao MT8188_INFRA_RST1_THERMAL_CTRL_RST>;
			nvmem-cells = <&lvts_efuse_data1>;
			nvmem-cell-names = "lvts_calib_data1";
		};

		disp_pwm0: disp_pwm0@1100e000 {
			compatible = "mediatek,mt8188-disp-pwm",
				     "mediatek,mt8183-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
			clocks = <&topckgen CLK_TOP_DISP_PWM0>,
				 <&infracfg_ao CLK_INFRA_AO_DISP_PWM>,
				 <&topckgen CLK_TOP_ULPOSC1_D4>;
			clock-names = "main", "mm", "pwm_src";
			status = "disabled";
		};

		disp_pwm1: disp_pwm1@1100f000 {
			compatible = "mediatek,mt8188-disp-pwm",
				     "mediatek,mt8183-disp-pwm";
			reg = <0 0x1100f000 0 0x1000>;
			interrupts = <GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
			clocks = <&topckgen CLK_TOP_DISP_PWM1>,
				 <&infracfg_ao CLK_INFRA_AO_DISP_PWM1>,
				 <&topckgen CLK_TOP_ULPOSC1_D4>;
			clock-names = "main", "mm", "pwm_src";
			status = "disabled";
		};

		spi1: spi@11010000 {
			compatible = "mediatek,mt8188-spi-ipm", "mediatek,spi-ipm";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11010000 0 0x1000>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen CLK_TOP_SPI>,
				 <&infracfg_ao CLK_INFRA_AO_SPI1>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			status = "disabled";
		};

		spi2: spi@11012000 {
			compatible = "mediatek,mt8188-spi-ipm", "mediatek,spi-ipm";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11012000 0 0x1000>;
			interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen CLK_TOP_SPI>,
				 <&infracfg_ao CLK_INFRA_AO_SPI2>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			status = "disabled";
		};

		spi3: spi@11013000 {
			compatible = "mediatek,mt8188-spi-ipm", "mediatek,spi-ipm";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11013000 0 0x1000>;
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen CLK_TOP_SPI>,
				 <&infracfg_ao CLK_INFRA_AO_SPI3>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			status = "disabled";
		};

		spi4: spi@11018000 {
			compatible = "mediatek,mt8188-spi-ipm", "mediatek,spi-ipm";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11018000 0 0x1000>;
			interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen CLK_TOP_SPI>,
				 <&infracfg_ao CLK_INFRA_AO_SPI4>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			status = "disabled";
		};

		spi5: spi@11019000 {
			compatible = "mediatek,mt8188-spi-ipm", "mediatek,spi-ipm";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11019000 0 0x1000>;
			interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen CLK_TOP_SPI>,
				 <&infracfg_ao CLK_INFRA_AO_SPI5>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			status = "disabled";
		};

		xhci1: usb@11200000 {
			compatible = "mediatek,mt8188-xhci", "mediatek,mtk-xhci";
			reg = <0 0x11200000 0 0x1000>,
			      <0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&u2port1 PHY_TYPE_USB2>,
			       <&u3port1 PHY_TYPE_USB3>;
			assigned-clocks = <&topckgen CLK_TOP_USB_TOP>,
					  <&topckgen CLK_TOP_SSUSB_XHCI>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>,
						 <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
			clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_BUS>,
				 <&topckgen CLK_TOP_SSUSB_TOP_REF>,
				 <&pericfg_ao CLK_PERI_AO_SSUSB_XHCI>;
			clock-names = "sys_ck", "ref_ck", "mcu_ck";
			mediatek,syscon-wakeup = <&pericfg 0x468 2>;
			wakeup-source;
			status = "disabled";
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,mt8188-mmc", "mediatek,mt8183-mmc";
			reg = <0 0x11230000 0 0x10000>,
			      <0 0x11f50000 0 0x1000>;
			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MSDC50_0>,
				 <&infracfg_ao CLK_INFRA_AO_MSDC0>,
				 <&infracfg_ao CLK_INFRA_AO_MSDC0_SRC>,
				 <&infracfg_ao CLK_INFRA_AO_RG_AES_MSDCFDE_CK_0P>;
			clock-names = "source", "hclk", "source_cg", "crypto_clk";
			status = "disabled";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt8188-mmc", "mediatek,mt8183-mmc";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11eb0000 0 0x1000>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MSDC30_1>,
				 <&infracfg_ao CLK_INFRA_AO_MSDC1>,
				 <&infracfg_ao CLK_INFRA_AO_MSDC1_SRC>;
			clock-names = "source", "hclk", "source_cg";
			assigned-clocks = <&topckgen CLK_TOP_MSDC30_1>;
			assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
			status = "disabled";
		};

		lvtsmcu: thermal-sensor@11278000 {
			compatible = "mediatek,mt8188-lvts-mcu";
			#thermal-sensor-cells = <1>;
			reg = <0 0x11278000 0 0x1000>;
			interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao CLK_INFRA_AO_THERM>;
			resets = <&infracfg_ao MT8188_INFRA_RST1_THERMAL_MCU_RST>;
			nvmem-cells = <&lvts_efuse_data1>;
			nvmem-cell-names = "lvts_calib_data1";
		};

		i2c0: i2c@11280000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11280000 0 0x1000>,
			      <0 0x10220080 0 0x80>;
			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C0>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c2: i2c@11281000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11281000 0 0x1000>,
			      <0 0x10220180 0 0x80>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C2>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c3: i2c@11282000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11282000 0 0x1000>,
			      <0 0x10220280 0 0x80>;
			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C3>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		imp_iic_wrap_c: clock-controller@11283000 {
			compatible = "mediatek,mt8188-imp-iic-wrap-c";
			reg = <0 0x11283000 0 0x1000>;
			#clock-cells = <1>;
		};

		xhci2: usb@112a0000 {
			compatible = "mediatek,mt8188-xhci", "mediatek,mtk-xhci";
			reg = <0 0x112a0000 0 0x1000>,
			      <0 0x112a3e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&u2port2 PHY_TYPE_USB2>;
			assigned-clocks = <&topckgen CLK_TOP_SSUSB_XHCI_3P>,
					  <&topckgen CLK_TOP_USB_TOP_3P>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>,
						 <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
			clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_3P_BUS>,
				 <&topckgen CLK_TOP_SSUSB_TOP_P3_REF>,
				 <&pericfg_ao CLK_PERI_AO_SSUSB_3P_XHCI>;
			clock-names = "sys_ck", "ref_ck", "mcu_ck";
			mediatek,syscon-wakeup = <&pericfg 0x470 2>;
			wakeup-source;
			status = "disabled";
		};

		xhci0: usb@112b0000 {
			compatible = "mediatek,mt8188-xhci", "mediatek,mtk-xhci";
			reg = <0 0x112b0000 0 0x1000>,
			      <0 0x112b3e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			assigned-clocks = <&topckgen CLK_TOP_SSUSB_XHCI_2P>,
					  <&topckgen CLK_TOP_USB_TOP_2P>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>,
						 <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
			clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_2P_BUS>,
				 <&topckgen CLK_TOP_SSUSB_TOP_P2_REF>,
				 <&pericfg_ao CLK_PERI_AO_SSUSB_2P_XHCI>;
			clock-names = "sys_ck", "ref_ck", "mcu_ck";
			mediatek,syscon-wakeup = <&pericfg 0x460 2>;
			wakeup-source;
			status = "disabled";
		};

		pcie: pcie@112f0000 {
			device_type = "pci";
			compatible = "mediatek,mt8188-pcie",
				     "mediatek,mt8192-pcie";
			reg = <0 0x112f0000 0 0x2000>;
			reg-names = "pcie-mac";
			linux,pci-domain = <0>;
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x82000000 0 0x20000000
				  0x0 0x20000000 0 0x04000000>;
			iommu-map = <0x0000 &infra_iommu IFR_IOMMU_PORT_PCIE_0
				     0xFFFF>;
			iommu-map-mask = <0x0>;
			status = "disabled";
			clocks = <&infracfg_ao CLK_INFRA_AO_PCIE_TL_26M>,
				 <&infracfg_ao CLK_INFRA_AO_PCIE_TL_96M>,
				 <&infracfg_ao CLK_INFRA_AO_PCIE_TL_32K>,
				 <&infracfg_ao CLK_INFRA_AO_PCIE_PERI_26M>,
				 <&pericfg_ao CLK_PERI_AO_PCIE_P0_FMEM>,
				 <&infracfg_ao CLK_INFRA_AO_PCIE_PL_P_250M_P0>;
			phys = <&pcieport PHY_TYPE_PCIE>;
			phy-names = "pcie-phy";
			power-domains = <&spm MT8188_POWER_DOMAIN_PEXTP_MAC_P0>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc 0>,
					<0 0 0 2 &pcie_intc 1>,
					<0 0 0 3 &pcie_intc 2>,
					<0 0 0 4 &pcie_intc 3>;

			pcie_intc: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		nor_flash: spi@1132c000 {
			compatible = "mediatek,mt8188-nor", "mediatek,mt8186-nor";
			reg = <0 0x1132c000 0 0x1000>;
			clocks = <&topckgen CLK_TOP_SPINOR>,
				 <&pericfg_ao CLK_PERI_AO_FLASHIFLASHCK>,
				 <&pericfg_ao CLK_PERI_AO_FLASHIF_BUS>;
			clock-names = "spi", "sf", "axi";
			assigned-clocks = <&topckgen CLK_TOP_SPINOR>;
			interrupts = <GIC_SPI 825 IRQ_TYPE_LEVEL_HIGH 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		pciephy: t-phy@11c20700 {
			compatible = "mediatek,generic-tphy-v2";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x0 0x11c20700 0x700>;
			power-domains = <&spm MT8188_POWER_DOMAIN_PEXTP_PHY_TOP>;
			status = "disabled";

			pcieport: pcie-phy@0 {
				reg = <0 0x700>;
				clocks = <&topckgen CLK_TOP_CFGREG_F_PCIE_PHY_REF>;
				clock-names = "ref";
				#phy-cells = <1>;
			};
		};

		mipi_tx_config0: mipi_dphy0@11c80000 {
			compatible = "mediatek,mt8188-mipi-tx",
				     "mediatek,mt8183-mipi-tx";
			reg = <0 0x11c80000 0 0x1000>;
			clocks = <&clk26m>;
			clock-output-names = "mipi_tx0_pll";
			status = "disabled";
			#clock-cells = <0>;
			#phy-cells = <0>;
		};

		i2c1: i2c@11e00000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11e00000 0 0x1000>,
			      <0 0x10220100 0 0x80>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C1>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c4: i2c@11e01000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11e01000 0 0x1000>,
			      <0 0x10220380 0 0x80>;
			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C4>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		imp_iic_wrap_w: clock-controller@11e02000 {
			compatible = "mediatek,mt8188-imp-iic-wrap-w";
			reg = <0 0x11e02000 0 0x1000>;
			#clock-cells = <1>;
		};

		u3phy0: t-phy@11e30000 {
			compatible = "mediatek,mt8188-tphy", "mediatek,generic-tphy-v3";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "disabled";

			u2port0: usb-phy@11e30000 {
				reg = <0 0x11e30000 0 0x700>;
				clocks = <&topckgen CLK_TOP_SSUSB_PHY_P2_REF>,
					 <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>;
				clock-names = "ref", "da_ref";
				#phy-cells = <1>;
			};
		};

		u3phy1: t-phy@11e40000 {
			compatible = "mediatek,mt8188-tphy", "mediatek,generic-tphy-v3";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "disabled";

			u2port1: usb-phy@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				clocks = <&topckgen CLK_TOP_SSUSB_PHY_REF>,
					 <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>;
				clock-names = "ref", "da_ref";
				#phy-cells = <1>;
			};

			u3port1: usb-phy@11e40700 {
				reg = <0 0x11e40700 0 0x700>;
				clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>,
					 <&clk26m>;
				clock-names = "ref", "da_ref";
				#phy-cells = <1>;
				status = "disabled";
			};
		};

		u3phy2: t-phy@11e80000 {
			compatible = "mediatek,mt8188-tphy", "mediatek,generic-tphy-v3";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "disabled";

			u2port2: usb-phy@11e80000 {
				reg = <0 0x11e80000 0 0x700>;
				clocks = <&topckgen CLK_TOP_SSUSB_PHY_P3_REF>,
					 <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>;
				clock-names = "ref", "da_ref";
				#phy-cells = <1>;
			};
		};

		i2c5: i2c@11ec0000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11ec0000 0 0x1000>,
			      <0 0x10220480 0 0x80>;
			interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_en CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C5>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c6: i2c@11ec1000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11ec1000 0 0x1000>,
			      <0 0x10220600 0 0x80>;
			interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-div = <1>;
			clocks = <&imp_iic_wrap_en CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C6>,
				 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
			clock-names = "main", "dma";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		imp_iic_wrap_en: clock-controller@11ec2000 {
			compatible = "mediatek,mt8188-imp-iic-wrap-en";
			reg = <0 0x11ec2000 0 0x1000>;
			#clock-cells = <1>;
		};

		efuse: efuse@11f20000 {
			compatible = "mediatek,mt8188-efuse",
				     "mediatek,efuse";
			reg = <0 0x11f20000 0 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;

			dp_calibration: dp_data {
				reg = <0x1a0 0x10>;
			};

			lvts_efuse_data1: lvts1-calib@1ac {
				reg = <0x1ac 0x40>;
			};

			hdmirx_efuse: data2 {
				reg = <0x50 0xc>;
			};

			hdmirx_rterm: data3 {
				reg = <0x1ac 0x4>;
			};

			hdmitx_efuse: calib@184 {
				reg = <0x184 0x4>;
			};

			csi_efuse0: csi_data0 {
				reg = <0x18c 0x4>;
			};

			csi_efuse1: csi_data1 {
				reg = <0x190 0x4>;
			};

			svs_calibration: calib@534 {
				reg = <0x534 0x68>;
			};

			gpu_segment_table0: gpu_efuse0 {
				reg = <0x40 0x4>;
			};

			gpu_segment_table1: gpu_efuse1 {
				reg = <0x4c 0x4>;
			};

			gpu_segment_table2: gpu_efuse2 {
				reg = <0x4c 0x4>;
			};

			gpu_volt_bin: volt-bin {
				reg = <0x581 0x1>;
				bits = <0 3>;
			};

			socinfo-data1@7a0 {
				reg = <0x7a0 0x4>;
			};

			socinfo-data2@7e0 {
				reg = <0x7e0 0x4>;
			};
		};

		gpu: gpu@13000000 {
			compatible = "mediatek,mt8188-mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x4000>;
			interrupts = <GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "JOB", "MMU", "GPU";
			clocks = <&topckgen CLK_TOP_MFG_CK_FAST_REF>,
				 <&apmixedsys CLK_APMIXED_MFGPLL>,
				 <&apmixedsys CLK_APMIXED_MFGPLL>,
				 <&topckgen CLK_TOP_MFG_CORE_TMP>,
				 <&mfgcfg CLK_MFGCFG_BG3D>;
			clock-names = "clk_mux",
				      "clk_pll_src",
				      "clk_main_parent",
				      "clk_sub_parent",
				      "subsys_bg3d";
			power-domains = <&spm MT8188_POWER_DOMAIN_MFG2>,
					<&spm MT8188_POWER_DOMAIN_MFG3>,
					<&spm MT8188_POWER_DOMAIN_MFG4>;
			power-domain-names = "core0", "core1", "core2";
			nvmem-cells = <&gpu_volt_bin>;
			nvmem-cell-names = "volt-bin";
			#cooling-cells = <2>;
		};

		mfgcfg: clock-controller@13fbf000 {
			compatible = "mediatek,mt8188-mfgcfg";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		vppsys0: clock-controller@14000000 {
			compatible = "mediatek,mt8188-vppsys0";
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
		};

		vpp_smi_common: smi@14012000 {
			compatible = "mediatek,mt8188-smi-common-vpp";
			reg = <0 0x14012000 0 0x1000>;
			clocks = <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>,
				 <&vppsys0 CLK_VPP0_SMI_SUB_COMMON_REORDER>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
		};

		larb4: larb@14013000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x14013000 0 0x1000>;
			mediatek,larb-id = <SMI_L4_ID>;
			mediatek,smi = <&vpp_smi_common>;
			clocks = <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>,
				 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
		};

		vpp_iommu: iommu@14018000 {
			compatible = "mediatek,mt8188-iommu-vpp";
			reg = <0 0x14018000 0 0x5000>;
			mediatek,larbs = <&larb1 &larb3 &larb4 &larb6 &larb7
					  &larb11b &larb12 &larb14 &larb15
					  &larb16a &larb17a &larb23 &larb27>;
			interrupts = <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vppsys0 CLK_VPP0_SMI_IOMMU>;
			clock-names = "bclk";
			#iommu-cells = <1>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
		};

		wpesys: clock-controller@14e00000 {
			compatible = "mediatek,mt8188-wpesys";
			reg = <0 0x14e00000 0 0x1000>;
			#clock-cells = <1>;
		};

		wpesys_vpp0: clock-controller@14e02000 {
			compatible = "mediatek,mt8188-wpesys-vpp0";
			reg = <0 0x14e02000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb7: larb@14e04000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x14e04000 0 0x1000>;
			mediatek,larb-id = <SMI_L7_ID>;
			mediatek,smi = <&vpp_smi_common>;
			clocks = <&wpesys CLK_WPE_TOP_SMI_LARB7>,
				 <&wpesys CLK_WPE_TOP_SMI_LARB7>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_WPE>;
		};

		vppsys1: clock-controller@14f00000 {
			compatible = "mediatek,mt8188-vppsys1";
			reg = <0 0x14f00000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb5: larb@14f02000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x14f02000 0 0x1000>;
			mediatek,larb-id = <SMI_L5_ID>;
			mediatek,smi = <&vdo_smi_common>;
			clocks = <&vppsys1 CLK_VPP1_GALS5>,
				 <&vppsys1 CLK_VPP1_LARB5>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
		};

		larb6: larb@14f03000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x14f03000 0 0x1000>;
			mediatek,larb-id = <SMI_L6_ID>;
			mediatek,smi = <&vpp_smi_common>;
			clocks = <&vppsys1 CLK_VPP1_GALS6>,
				 <&vppsys1 CLK_VPP1_LARB6>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
		};

		imgsys: clock-controller@15000000 {
			compatible = "mediatek,mt8188-imgsys";
			reg = <0 0x15000000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb9: larb@15001000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15001000 0 0x1000>;
			mediatek,larb-id = <SMI_L9_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_img0>;
			mediatek,smi-sub-comm-inport = <0>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_LARB9>,
				 <&imgsys CLK_IMGSYS_MAIN_LARB9>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_IMG_MAIN>;
		};

		smi_img0: syscon@15002000 {
			compatible = "mediatek,mt8188-smi-img0", "syscon";
			reg = <0 0x15002000 0 0x1000>;
		};

		smi_img1: syscon@15003000 {
			compatible = "mediatek,mt8188-smi-img1", "syscon";
			reg = <0 0x15003000 0 0x1000>;
		};

		imgsys1_dip_top: clock-controller@15110000 {
			compatible = "mediatek,mt8188-imgsys1-dip-top";
			reg = <0 0x15110000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb10: larb@15120000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15120000 0 0x1000>;
			mediatek,larb-id = <SMI_L10_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_img0>;
			mediatek,smi-sub-comm-inport = <1>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_DIP0>,
				 <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_LARB10>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
		};

		imgsys1_dip_nr: clock-controller@15130000 {
			compatible = "mediatek,mt8188-imgsys1-dip-nr";
			reg = <0 0x15130000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb15: larb@15140000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15140000 0 0x1000>;
			mediatek,larb-id = <SMI_L15_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_img1>;
			mediatek,smi-sub-comm-inport = <1>;
			clocks = <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_LARB10>,
				 <&imgsys1_dip_nr CLK_IMGSYS1_DIP_NR_LARB15>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
		};

		imgsys_wpe1: clock-controller@15220000 {
			compatible = "mediatek,mt8188-imgsys-wpe1";
			reg = <0 0x15220000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb11a: larb@15230000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15230000 0 0x1000>;
			mediatek,larb-id = <SMI_L11A_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_img0>;
			mediatek,smi-sub-comm-inport = <2>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_WPE0>,
				 <&imgsys_wpe1 CLK_IMGSYS_WPE1_LARB11>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
		};

		vmm_proxy_label: vmm-proxy {
			regulator-name = "dvfs-vmm";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <725000>;
		};

		opp_table_img: opp-table-img {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <660000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_ipe: opp-table-ipe {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		hcp: hcp@0 {
			compatible = "mediatek,hcp";
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			mediatek,scp = <&scp_dual>;
			iommus = <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_0>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_1>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_4P_0>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_4P_1>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_CQ0>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_CQ1>,
				 <&vpp_iommu M4U_PORT_L11B_PIMGI_P1>,
				 <&vpp_iommu M4U_PORT_L11B_PIMGBI_P1>,
				 <&vpp_iommu M4U_PORT_L11B_PIMGCI_P1>,
				 <&vpp_iommu M4U_PORT_L11B_IMGI_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_IMGBI_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_IMGCI_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_SMTI_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_SMTI_T4_C>,
				 <&vpp_iommu M4U_PORT_L11B_SMTI_T6_C>,
				 <&vpp_iommu M4U_PORT_L11B_YUVO_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_YUVBO_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_YUVCO_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_WDMA_0>,
				 <&vpp_iommu M4U_PORT_L11B_WPE_WDMA_4P_0>,
				 <&vpp_iommu M4U_PORT_L11B_WROT_P1>,
				 <&vpp_iommu M4U_PORT_L11B_TCCSO_P1>,
				 <&vpp_iommu M4U_PORT_L11B_TCCSI_P1>,
				 <&vpp_iommu M4U_PORT_L11B_TIMGO_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_YUVO_T2_C>,
				 <&vpp_iommu M4U_PORT_L11B_YUVO_T5_C>,
				 <&vpp_iommu M4U_PORT_L11B_SMTO_T1_C>,
				 <&vpp_iommu M4U_PORT_L11B_SMTO_T4_C>,
				 <&vpp_iommu M4U_PORT_L11B_SMTO_T6_C>,
				 <&vpp_iommu M4U_PORT_L11B_DBGO_T1_C>;
		};

		hcp_l15 {
			compatible = "mediatek,imgsys-larb";
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			iommus = <&vpp_iommu M4U_PORT_L15_VIPI_D1>,
				 <&vpp_iommu M4U_PORT_L15_VIPBI_D1>,
				 <&vpp_iommu M4U_PORT_L15_SMTI_D6>,
				 <&vpp_iommu M4U_PORT_L15_TNCSTI_D1>,
				 <&vpp_iommu M4U_PORT_L15_TNCSTI_D4>,
				 <&vpp_iommu M4U_PORT_L15_SMTI_D4>,
				 <&vpp_iommu M4U_PORT_L15_IMG3O_D1>,
				 <&vpp_iommu M4U_PORT_L15_IMG3BO_D1>,
				 <&vpp_iommu M4U_PORT_L15_IMG3CO_D1>,
				 <&vpp_iommu M4U_PORT_L15_IMG2O_D1>,
				 <&vpp_iommu M4U_PORT_L15_SMTI_D9>,
				 <&vpp_iommu M4U_PORT_L15_SMTO_D4>,
				 <&vpp_iommu M4U_PORT_L15_FEO_D1>,
				 <&vpp_iommu M4U_PORT_L15_TNCSO_D1>,
				 <&vpp_iommu M4U_PORT_L15_TNCSTO_D1>,
				 <&vpp_iommu M4U_PORT_L15_SMTO_D6>,
				 <&vpp_iommu M4U_PORT_L15_SMTO_D9>,
				 <&vpp_iommu M4U_PORT_L15_TNCO_D1>,
				 <&vpp_iommu M4U_PORT_L15_TNCO_D1_N>;
		};

		imgsys_fw: imgsys_fw@15000000 {
			compatible = "mediatek,imgsys";
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
			      <0 0x15020000 0 0x10000>,	/* 1 IMGSYS_TRAW */
			      <0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
			      <0 0x15640000 0 0x10000>,	/* 3 IMGSYS_XTRAW */
			      <0 0x15100000 0 0x10000>,	/* 4 IMGSYS_DIP */
			      <0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
			      <0 0x15210000 0 0x10000>,	/* 5 IMGSYS_PQDIP_A */
			      <0 0x15510000 0 0x10000>,	/* 6 IMGSYS_PQDIP_B */
			      <0 0x15200000 0 0x10000>,	/* 7 IMGSYS_WPE_EIS */
			      <0 0x15500000 0 0x10000>,	/* 8 IMGSYS_WPE_TNR */
			      <0 0x15600000 0 0x10000>,	/* 9 IMGSYS_WPE_LITE */
			      <0 0x15220000 0 0x00100>,	/* 10 IMGSYS_WPE1_DIP1 */
			      <0 0x15320000 0 0x10000>,	/* 11 IMGSYS_ME */
			      <0 0x00000000 0 0x01000>,	/* 12 IMGSYS_ADL_A */
			      <0 0x00000000 0 0x01000>,	/* 13 IMGSYS_ADL_B */
			      <0 0x15520000 0 0x00100>,	/* 14 IMGSYS_WPE2_DIP1 */
			      <0 0x15620000 0 0x00100>,	/* 15 IMGSYS_WPE3_DIP1 */
			      <0 0x15110000 0 0x00100>,	/* 16 IMGSYS_DIP_TOP */
			      <0 0x15130000 0 0x00100>;	/* 17 IMGSYS_DIP_TOP_NR */
			mediatek,scp = <&scp_dual>;
			mediatek,hcp = <&hcp>;
			mediatek,larbs = <&larb9>,
					 <&larb10>,
					 <&larb11a>,
					 <&larb11b>,
					 <&larb11c>,
					 <&larb15>;
			iommus = <&vdo_iommu M4U_PORT_L9_IMGI_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_UFDI_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_IMGBI_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_IMGCI_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_SMTI_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_SMTI_T4_A>,
				 <&vdo_iommu M4U_PORT_L9_TNCSTI_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_TNCSTI_T4_A>,
				 <&vdo_iommu M4U_PORT_L9_YUVO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_YUVBO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_YUVCO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_TIMGO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_YUVO_T2_A>,
				 <&vdo_iommu M4U_PORT_L9_YUVO_T5_A>,
				 <&vdo_iommu M4U_PORT_L9_IMGI_T1_B>,
				 <&vdo_iommu M4U_PORT_L9_IMGBI_T1_B>,
				 <&vdo_iommu M4U_PORT_L9_IMGCI_T1_B>,
				 <&vdo_iommu M4U_PORT_L9_SMTI_T4_B>,
				 <&vdo_iommu M4U_PORT_L9_TNCSO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_SMTO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_SMTO_T4_A>,
				 <&vdo_iommu M4U_PORT_L9_TNCSTO_T1_A>,
				 <&vdo_iommu M4U_PORT_L9_YUVO_T2_B>,
				 <&vdo_iommu M4U_PORT_L9_YUVO_T5_B>,
				 <&vdo_iommu M4U_PORT_L9_SMTO_T4_B>;
			mboxes = <&gce1 13 CMDQ_THR_PRIO_2>,
				 <&gce1 14 CMDQ_THR_PRIO_2>,
				 <&gce1 19 CMDQ_THR_PRIO_2>,
				 <&gce1 20 CMDQ_THR_PRIO_2>,
				 <&gce1 21 CMDQ_THR_PRIO_2>,
				 <&gce1 24 CMDQ_THR_PRIO_2>,
				 <&gce1 25 CMDQ_THR_PRIO_2>,
				 <&gce1 26 CMDQ_THR_PRIO_1>,
				 <&gce1 27 CMDQ_THR_PRIO_1>,
				 <&gce1 28 CMDQ_THR_PRIO_1>;
			traw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_0>;
			traw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_1>;
			traw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_2>;
			traw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_3>;
			traw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_4>;
			traw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_5>;
			traw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_6>;
			traw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_7>;
			traw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_8>;
			traw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_9>;
			ltraw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_0>;
			ltraw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_1>;
			ltraw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_2>;
			ltraw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_3>;
			ltraw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_4>;
			ltraw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_5>;
			ltraw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_6>;
			ltraw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_7>;
			ltraw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_8>;
			ltraw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_9>;
			xtraw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_0>;
			xtraw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_1>;
			xtraw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_2>;
			xtraw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_3>;
			xtraw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_4>;
			xtraw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_5>;
			xtraw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_6>;
			xtraw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_7>;
			xtraw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_8>;
			xtraw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_9>;
			dip_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_0>;
			dip_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_1>;
			dip_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_2>;
			dip_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_3>;
			dip_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_4>;
			dip_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_5>;
			dip_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_6>;
			dip_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_7>;
			dip_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_8>;
			dip_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_9>;
			pqa_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_0>;
			pqa_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_1>;
			pqa_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_2>;
			pqa_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_3>;
			pqa_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_4>;
			pqa_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_5>;
			pqa_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_6>;
			pqa_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_7>;
			pqa_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_8>;
			pqa_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_9>;
			pqb_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_0>;
			pqb_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_1>;
			pqb_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_2>;
			pqb_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_3>;
			pqb_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_4>;
			pqb_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_5>;
			pqb_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_6>;
			pqb_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_7>;
			pqb_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_8>;
			pqb_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_9>;
			wpe_eis_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_0>;
			wpe_eis_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_1>;
			wpe_eis_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_2>;
			wpe_eis_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_3>;
			wpe_eis_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_4>;
			wpe_eis_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_5>;
			wpe_eis_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_6>;
			wpe_eis_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_7>;
			wpe_eis_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_8>;
			wpe_eis_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_9>;
			wpe_tnr_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_0>;
			wpe_tnr_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_1>;
			wpe_tnr_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_2>;
			wpe_tnr_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_3>;
			wpe_tnr_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_4>;
			wpe_tnr_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_5>;
			wpe_tnr_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_6>;
			wpe_tnr_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_7>;
			wpe_tnr_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_8>;
			wpe_tnr_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_9>;
			wpe_lite_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_0>;
			wpe_lite_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_1>;
			wpe_lite_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_2>;
			wpe_lite_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_3>;
			wpe_lite_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_4>;
			wpe_lite_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_5>;
			wpe_lite_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_6>;
			wpe_lite_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_7>;
			wpe_lite_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_8>;
			wpe_lite_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_9>;
			me_done =
				/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
			adl_tile_done =
				/bits/ 16 <CMDQ_EVENT_IMG_ADL_RESERVED>;
			wpe_eis_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
			wpe_tnr_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
			wpe_lite_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
			traw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
			ltraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
			xtraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_XTRAW>;
			dip_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
			pqdip_a_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
			pqdip_b_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
			me_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
			vss_traw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
			vss_ltraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
			vss_xtraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_XTRAW>;
			vss_dip_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
			sw_sync_token_pool_1 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
			sw_sync_token_pool_2 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
			sw_sync_token_pool_3 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
			sw_sync_token_pool_4 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
			sw_sync_token_pool_5 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
			sw_sync_token_pool_6 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
			sw_sync_token_pool_7 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
			sw_sync_token_pool_8 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
			sw_sync_token_pool_9 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
			sw_sync_token_pool_10 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
			sw_sync_token_pool_11 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
			sw_sync_token_pool_12 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
			sw_sync_token_pool_13 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
			sw_sync_token_pool_14 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
			sw_sync_token_pool_15 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
			sw_sync_token_pool_16 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
			sw_sync_token_pool_17 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
			sw_sync_token_pool_18 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
			sw_sync_token_pool_19 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
			sw_sync_token_pool_20 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
			sw_sync_token_pool_21 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
			sw_sync_token_pool_22 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
			sw_sync_token_pool_23 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
			sw_sync_token_pool_24 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
			sw_sync_token_pool_25 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
			sw_sync_token_pool_26 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
			sw_sync_token_pool_27 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
			sw_sync_token_pool_28 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
			sw_sync_token_pool_29 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
			sw_sync_token_pool_30 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
			sw_sync_token_pool_31 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
			sw_sync_token_pool_32 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
			sw_sync_token_pool_33 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
			sw_sync_token_pool_34 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
			sw_sync_token_pool_35 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
			sw_sync_token_pool_36 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
			sw_sync_token_pool_37 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
			sw_sync_token_pool_38 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
			sw_sync_token_pool_39 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
			sw_sync_token_pool_40 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
			sw_sync_token_pool_41 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
			sw_sync_token_pool_42 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
			sw_sync_token_pool_43 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
			sw_sync_token_pool_44 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
			sw_sync_token_pool_45 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
			sw_sync_token_pool_46 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
			sw_sync_token_pool_47 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
			sw_sync_token_pool_48 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
			sw_sync_token_pool_49 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
			sw_sync_token_pool_50 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
			sw_sync_token_pool_51 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
			sw_sync_token_pool_52 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
			sw_sync_token_pool_53 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
			sw_sync_token_pool_54 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
			sw_sync_token_pool_55 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
			sw_sync_token_pool_56 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
			sw_sync_token_pool_57 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
			sw_sync_token_pool_58 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
			sw_sync_token_pool_59 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
			sw_sync_token_pool_60 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
			sw_sync_token_tzmp_isp_wait =
				/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
			sw_sync_token_tzmp_isp_set =
				/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
#if 0
			sw_sync_token_pool_61 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
			sw_sync_token_pool_62 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
			sw_sync_token_pool_63 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
			sw_sync_token_pool_64 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
			sw_sync_token_pool_65 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
			sw_sync_token_pool_66 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
			sw_sync_token_pool_67 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
			sw_sync_token_pool_68 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
			sw_sync_token_pool_69 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
			sw_sync_token_pool_70 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
			sw_sync_token_pool_71 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
			sw_sync_token_pool_72 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
			sw_sync_token_pool_73 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
			sw_sync_token_pool_74 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
			sw_sync_token_pool_75 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
			sw_sync_token_pool_76 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
			sw_sync_token_pool_77 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
			sw_sync_token_pool_78 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
			sw_sync_token_pool_79 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
			sw_sync_token_pool_80 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
			sw_sync_token_pool_81 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
			sw_sync_token_pool_82 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
			sw_sync_token_pool_83 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
			sw_sync_token_pool_84 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
			sw_sync_token_pool_85 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
			sw_sync_token_pool_86 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
			sw_sync_token_pool_87 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
			sw_sync_token_pool_88 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
			sw_sync_token_pool_89 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
			sw_sync_token_pool_90 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
			sw_sync_token_pool_91 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
			sw_sync_token_pool_92 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
			sw_sync_token_pool_93 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
			sw_sync_token_pool_94 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
			sw_sync_token_pool_95 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
			sw_sync_token_pool_96 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
			sw_sync_token_pool_97 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
			sw_sync_token_pool_98 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
			sw_sync_token_pool_99 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
			sw_sync_token_pool_100 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
#endif
			sw_sync_token_camsys_pool_1 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
			sw_sync_token_camsys_pool_2 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
			sw_sync_token_camsys_pool_3 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
			sw_sync_token_camsys_pool_4 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
			sw_sync_token_camsys_pool_5 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
			sw_sync_token_camsys_pool_6 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
			sw_sync_token_camsys_pool_7 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
			sw_sync_token_camsys_pool_8 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
			sw_sync_token_camsys_pool_9 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
			sw_sync_token_camsys_pool_10 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_TRAW0>,
				 <&imgsys CLK_IMGSYS_MAIN_TRAW1>,
				 <&imgsys CLK_IMGSYS_MAIN_VCORE_GALS>,
				 <&imgsys CLK_IMGSYS_MAIN_DIP0>,
				 <&imgsys CLK_IMGSYS_MAIN_WPE0>,
				 <&imgsys CLK_IMGSYS_MAIN_WPE1>,
				 <&imgsys CLK_IMGSYS_MAIN_WPE2>,
				 <&imgsys CLK_IMGSYS_MAIN_WPE0>,
				 <&imgsys CLK_IMGSYS_MAIN_WPE1>,
				 <&imgsys CLK_IMGSYS_MAIN_WPE2>,
				 <&imgsys CLK_IMGSYS_MAIN_GALS>,
				 <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_DIP_TOP>,
				 <&imgsys1_dip_nr CLK_IMGSYS1_DIP_NR_DIP_NR>,
				 <&imgsys_wpe1 CLK_IMGSYS_WPE1>,
				 <&imgsys_wpe2 CLK_IMGSYS_WPE2>,
				 <&imgsys_wpe3 CLK_IMGSYS_WPE3>,
				 <&imgsys CLK_IMGSYS_MAIN_IPE>;

			clock-names = "IMGSYS_CG_IMG_TRAW0",
				      "IMGSYS_CG_IMG_TRAW1",
				      "IMGSYS_CG_IMG_VCORE_GALS",
				      "IMGSYS_CG_IMG_DIP0",
				      "IMGSYS_CG_IMG_WPE0",
				      "IMGSYS_CG_IMG_WPE1",
				      "IMGSYS_CG_IMG_WPE2",
				      "IMGSYS_CG_IMG_ADL_LARB",
				      "IMGSYS_CG_IMG_ADL_TOP0",
				      "IMGSYS_CG_IMG_ADL_TOP1",
				      "IMGSYS_CG_IMG_GALS",
				      "DIP_TOP_DIP_TOP",
				      "DIP_NR_DIP_NR",
				      "WPE1_CG_DIP1_WPE",
				      "WPE2_CG_DIP1_WPE",
				      "WPE3_CG_DIP1_WPE",
				      "ME_CG_IPE";

			operating-points-v2 = <&opp_table_img>, <&opp_table_ipe>;
			dvfsrc-vmm-supply = <&vmm_proxy_label>;
			assigned-clocks = <&topckgen CLK_TOP_IMG>;
			assigned-clock-parents = <&apmixedsys CLK_APMIXED_IMGPLL>;
#if 0
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_UFDI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGBI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGCI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSTI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSTI_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVBO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVCO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TIMGO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T2_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T5_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGBI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGCI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T4_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSTO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T2_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T5_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T4_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_IMGI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T2_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T5_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_DBGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGBI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGCI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGDI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_DEPI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_DMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_RECI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_RECI_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRWI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRCI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRCI_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG4O_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG4BO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTI_D8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRMO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRMO_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTO_D8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_DBGO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_VIPI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_VIPBI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D6)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSTI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSTI_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG3O_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG3BO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG3CO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2O_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_FEO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSTO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D6)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCO_D1_N)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_PIMGI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_PIMGBI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_PIMGCI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WROT_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_TCCSO_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_TCCSI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_PIMGI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_PIMGBI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_PIMGCI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WROT_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_TCCSO_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_TCCSI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_4P_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_4P_1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_CQ0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_CQ1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_WDMA_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_WDMA_4P_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_4P_0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_4P_1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_CQ0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_CQ1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_WDMA_0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_WDMA_4P_0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_4P_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_4P_1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_CQ0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_CQ1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_WDMA_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_WDMA_4P_0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_ME_RDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_ME_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos SLAVE_LARB(SMI_L9_ID)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(SMI_L12_ID)
					&mmqos SLAVE_COMMON(1)>;
#endif
			interconnect-names =
				"l9_imgi_t1_a",
				"l9_ufdi_t1_a",
				"l9_imgbi_t1_a",
				"l9_imgci_t1_a",
				"l9_smti_t1_a",
				"l9_smti_t4_a",
				"l9_tncsti_t1_a",
				"l9_tncsti_t4_a",
				"l9_yuvo_t1_a",
				"l9_yuvbo_t1_a",
				"l9_yuvco_t1_a",
				"l9_timgo_t1_a",
				"l9_yuvo_t2_a",
				"l9_yuvo_t5_a",
				"l9_tncso_t1_a",
				"l9_smto_t1_a",
				"l9_smto_t4_a",
				"l9_tncsto_t1_a",
				"l9_imgi_t1_b",
				"l9_imgbi_t1_b",
				"l9_imgci_t1_b",
				"l9_smti_t4_b",
				"l9_yuvo_t2_b",
				"l9_yuvo_t5_b",
				"l9_smto_t4_b",
				"l11a_imgi_t1_c",
				"l11a_imgbi_t1_c",
				"l11a_imgci_t1_c",
				"l11a_smti_t1_c",
				"l11a_smti_t4_c",
				"l11a_smti_t6_c",
				"l11a_yuvo_t1_c",
				"l11a_yuvbo_t1_c",
				"l11a_yuvco_t1_c",
				"l11a_timgo_t1_c",
				"l11a_yuvo_t2_c",
				"l11a_yuvo_t5_c",
				"l11a_smto_t1_c",
				"l11a_smto_t4_c",
				"l11a_smto_t6_c",
				"l11a_dbgo_t1_c",
				"l10_imgi_d1",
				"l10_imgbi_d1",
				"l10_imgci_d1",
				"l10_imgdi_d1",
				"l10_depi_d1",
				"l10_dmgi_d1",
				"l10_smti_d1",
				"l10_reci_d1",
				"l10_reci_d1_n",
				"l10_tnrwi_d1",
				"l10_tnrci_d1",
				"l10_tnrci_d1_n",
				"l10_img4o_d1",
				"l10_img4bo_d1",
				"l10_smti_d8",
				"l10_smto_d1",
				"l10_tnrmo_d1",
				"l10_tnrmo_d1_n",
				"l10_smto_d8",
				"l10_dbgo_d1",
				"l15_vipi_d1",
				"l15_vipbi_d1",
				"l15_smti_d6",
				"l15_tncsti_d1",
				"l15_tncsti_d4",
				"l15_smti_d4",
				"l15_img3o_d1",
				"l15_img3bo_d1",
				"l15_img3co_d1",
				"l15_img2o_d1",
				"l15_smti_d9",
				"l15_smto_d4",
				"l15_feo_d1",
				"l15_tncso_d1",
				"l15_tncsto_d1",
				"l15_smto_d6",
				"l15_smto_d9",
				"l15_tnco_d1",
				"l15_tnco_d1_n",
				"l11a_pimgi_p1",
				"l11a_pimgbi_p1",
				"l11a_pimgci_p1",
				"l11a_wrot_p1",
				"l11a_tccso_p1",
				"l11a_tccsi_p1",
				"l11b_pimgi_p1",
				"l11b_pimgbi_p1",
				"l11b_pimgci_p1",
				"l11b_wrot_p1",
				"l11b_tccso_p1",
				"l11b_tccsi_p1",
				"l11a_wpe_rdma0",
				"l11a_wpe_rdma1",
				"l11a_wpe_rdma_4p0",
				"l11a_wpe_rdma_4p1",
				"l11a_wpe_cq0",
				"l11a_wpe_cq1",
				"l11a_wpe_wdma0",
				"l11a_wpe_wdma_4p0",
				"l11b_wpe_rdma0",
				"l11b_wpe_rdma1",
				"l11b_wpe_rdma_4p0",
				"l11b_wpe_rdma_4p1",
				"l11b_wpe_cq0",
				"l11b_wpe_cq1",
				"l11b_wpe_wdma0",
				"l11b_wpe_wdma_4p0",
				"l11c_wpe_rdma0",
				"l11c_wpe_rdma1",
				"l11c_wpe_rdma_4p0",
				"l11c_wpe_rdma_4p1",
				"l11c_wpe_cq0",
				"l11c_wpe_cq1",
				"l11c_wpe_wdma0",
				"l11c_wpe_wdma_4p0",
				"l12_me_rdma",
				"l12_me_wdma",
				"l9_common_0",
				"l12_common_1";
		};

		imgsys_l10 {
			compatible = "mediatek,imgsys-larb";
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			iommus = <&vdo_iommu M4U_PORT_L10_IMGI_D1>,
				 <&vdo_iommu M4U_PORT_L10_IMGBI_D1>,
				 <&vdo_iommu M4U_PORT_L10_IMGCI_D1>,
				 <&vdo_iommu M4U_PORT_L10_IMGDI_D1>,
				 <&vdo_iommu M4U_PORT_L10_DEPI_D1>,
				 <&vdo_iommu M4U_PORT_L10_DMGI_D1>,
				 <&vdo_iommu M4U_PORT_L10_SMTI_D1>,
				 <&vdo_iommu M4U_PORT_L10_RECI_D1>,
				 <&vdo_iommu M4U_PORT_L10_RECI_D1_N>,
				 <&vdo_iommu M4U_PORT_L10_TNRWI_D1>,
				 <&vdo_iommu M4U_PORT_L10_TNRCI_D1>,
				 <&vdo_iommu M4U_PORT_L10_TNRCI_D1_N>,
				 <&vdo_iommu M4U_PORT_L10_IMG4O_D1>,
				 <&vdo_iommu M4U_PORT_L10_IMG4BO_D1>,
				 <&vdo_iommu M4U_PORT_L10_SMTI_D8>,
				 <&vdo_iommu M4U_PORT_L10_SMTO_D1>,
				 <&vdo_iommu M4U_PORT_L10_TNRMO_D1>,
				 <&vdo_iommu M4U_PORT_L10_TNRMO_D1_N>,
				 <&vdo_iommu M4U_PORT_L10_SMTO_D8>,
				 <&vdo_iommu M4U_PORT_L10_DBGO_D1>;
		};

		imgsys_l11A {
			compatible = "mediatek,imgsys-larb";
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			iommus = <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_0>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_1>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_4P_0>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_4P_1>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_CQ0>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_CQ1>,
				 <&vdo_iommu M4U_PORT_L11A_PIMGI_P1>,
				 <&vdo_iommu M4U_PORT_L11A_PIMGBI_P1>,
				 <&vdo_iommu M4U_PORT_L11A_PIMGCI_P1>,
				 <&vdo_iommu M4U_PORT_L11A_IMGI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_IMGBI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_IMGCI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_SMTI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_SMTI_T4_C>,
				 <&vdo_iommu M4U_PORT_L11A_SMTI_T6_C>,
				 <&vdo_iommu M4U_PORT_L11A_YUVO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_YUVBO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_YUVCO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_WDMA_0>,
				 <&vdo_iommu M4U_PORT_L11A_WPE_WDMA_4P_0>,
				 <&vdo_iommu M4U_PORT_L11A_WROT_P1>,
				 <&vdo_iommu M4U_PORT_L11A_TCCSO_P1>,
				 <&vdo_iommu M4U_PORT_L11A_TCCSI_P1>,
				 <&vdo_iommu M4U_PORT_L11A_TIMGO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_YUVO_T2_C>,
				 <&vdo_iommu M4U_PORT_L11A_YUVO_T5_C>,
				 <&vdo_iommu M4U_PORT_L11A_SMTO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11A_SMTO_T4_C>,
				 <&vdo_iommu M4U_PORT_L11A_SMTO_T6_C>,
				 <&vdo_iommu M4U_PORT_L11A_DBGO_T1_C>;
		};

		imgsys_l11C {
			compatible = "mediatek,imgsys-larb";
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			iommus = <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_0>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_1>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_4P_0>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_4P_1>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_CQ0>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_CQ1>,
				 <&vdo_iommu M4U_PORT_L11C_PIMGI_P1>,
				 <&vdo_iommu M4U_PORT_L11C_PIMGBI_P1>,
				 <&vdo_iommu M4U_PORT_L11C_PIMGCI_P1>,
				 <&vdo_iommu M4U_PORT_L11C_IMGI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_IMGBI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_IMGCI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_SMTI_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_SMTI_T4_C>,
				 <&vdo_iommu M4U_PORT_L11C_SMTI_T6_C>,
				 <&vdo_iommu M4U_PORT_L11C_YUVO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_YUVBO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_YUVCO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_WDMA_0>,
				 <&vdo_iommu M4U_PORT_L11C_WPE_WDMA_4P_0>,
				 <&vdo_iommu M4U_PORT_L11C_WROT_P1>,
				 <&vdo_iommu M4U_PORT_L11C_TCCSO_P1>,
				 <&vdo_iommu M4U_PORT_L11C_TCCSI_P1>,
				 <&vdo_iommu M4U_PORT_L11C_TIMGO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_YUVO_T2_C>,
				 <&vdo_iommu M4U_PORT_L11C_YUVO_T5_C>,
				 <&vdo_iommu M4U_PORT_L11C_SMTO_T1_C>,
				 <&vdo_iommu M4U_PORT_L11C_SMTO_T4_C>,
				 <&vdo_iommu M4U_PORT_L11C_SMTO_T6_C>,
				 <&vdo_iommu M4U_PORT_L11C_DBGO_T1_C>;
		};

		ipesys_me: ipesys_me@15320000 {
			compatible = "mediatek,ipesys-me";
			reg = <0 0x15320000 0 0x10000>;	/* IPESYS_ME */
			mediatek,larb = <&larb12>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			iommus = <&vpp_iommu M4U_PORT_L12_ME_RDMA>,
				 <&vpp_iommu M4U_PORT_L12_ME_WDMA>;
			clocks =
				<&imgsys CLK_IMGSYS_MAIN_IPE>,
				<&ipesys CLK_IPESYS_TOP>,
				<&ipesys CLK_IPE_ME>,
				<&ipesys CLK_IPE_SMI_LARB12>;
			clock-names =
				"ME_CG_IPE",
				"ME_CG_IPE_TOP",
				"ME_CG",
				"ME_CG_LARB12";

		};

		aie: aie@15310000 {
			compatible = "mediatek,mt8188-aie", "mediatek,aie-hw3.1";
			reg = <0 0x15310000 0 0x1000>;
			interrupts = <GIC_SPI 787 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&larb12>;
			iommus = <&vpp_iommu M4U_PORT_L12_FDVT_RDA_0>,
				 <&vpp_iommu M4U_PORT_L12_FDVT_RDB_0>,
				 <&vpp_iommu M4U_PORT_L12_FDVT_WRA_0>,
				 <&vpp_iommu M4U_PORT_L12_FDVT_WRB_0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_IPE>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_IPE>,
				 <&ipesys CLK_IPE_FDVT>,
				 <&ipesys CLK_IPE_SMI_LARB12>,
				 <&ipesys CLK_IPESYS_TOP>;
			clock-names = "IMG_IPE",
				      "IPE_FDVT",
				      "IPE_SMI_LARB12",
				      "IPE_TOP";
			operating-points-v2 = <&opp_table_ipe>;
			dvfsrc-vcore-supply = <&vmm_proxy_label>;
#if 0
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_FDVT_RDA_0)
				 &mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_FDVT_RDB_0)
				 &mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_FDVT_WRA_0)
				 &mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_FDVT_WRB_0)
				 &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "l12_fdvt_rda",
					     "l12_fdvt_rdb",
					     "l12_fdvt_wra",
					     "l12_fdvt_wrb";

#endif
			};

		ipesys: clock-controller@15330000 {
			compatible = "mediatek,mt8188-ipesys";
			reg = <0 0x15330000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb12: larb@15340000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15340000 0 0x1000>;
			mediatek,larb-id = <SMI_L12_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_img1>;
			mediatek,smi-sub-comm-inport = <0>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_IPE>,
				 <&ipesys CLK_IPE_SMI_LARB12>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_IPE>;
		};

		imgsys_wpe2: clock-controller@15520000 {
			compatible = "mediatek,mt8188-imgsys-wpe2";
			reg = <0 0x15520000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb11b: larb@15530000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15530000 0 0x1000>;
			mediatek,larb-id = <SMI_L11B_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_img1>;
			mediatek,smi-sub-comm-inport = <2>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_WPE1>,
				 <&imgsys_wpe2 CLK_IMGSYS_WPE2_LARB11>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
		};

		imgsys_wpe3: clock-controller@15620000 {
			compatible = "mediatek,mt8188-imgsys-wpe3";
			reg = <0 0x15620000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb11c: larb@15630000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x15630000 0 0x1000>;
			mediatek,larb-id = <SMI_L11C_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_img0>;
			mediatek,smi-sub-comm-inport = <3>;
			clocks = <&imgsys CLK_IMGSYS_MAIN_WPE2>,
				 <&imgsys_wpe3 CLK_IMGSYS_WPE3_LARB11>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
		};

		camsys: clock-controller@16000000 {
			compatible = "mediatek,mt8188-camsys";
			reg = <0 0x16000000 0 0x1000>;
			#clock-cells = <1>;
		};

		camisp: camisp@16000000 {
			compatible = "mediatek,camisp";
			reg = <0 0x16000000 0 0x1000>;
			reg-names = "base";
			mediatek,scp = <&scp_dual>;
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		};

		larb13: larb@16001000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x16001000 0 0x1000>;
			mediatek,larb-id = <SMI_L13_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam0>;
			mediatek,smi-sub-comm-inport = <0>;
			clocks = <&camsys CLK_CAM_MAIN_LARB13>,
				 <&camsys CLK_CAM_MAIN_LARB13>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		};

		larb14: larb@16002000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x16002000 0 0x1000>;
			mediatek,larb-id = <SMI_L14_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam1>;
			mediatek,smi-sub-comm-inport = <0>;
			clocks = <&camsys CLK_CAM_MAIN_LARB14>,
				 <&camsys CLK_CAM_MAIN_LARB14>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		};

		smi_cam0: syscon@16005000 {
			compatible = "mediatek,mt8188-smi-cam0", "syscon";
			reg = <0 0x16005000 0 0x1000>;
		};

		smi_cam1: syscon@16006000 {
			compatible = "mediatek,mt8188-smi-cam1", "syscon";
			reg = <0 0x16006000 0 0x1000>;
		};

		larb16a: larb@16008000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x16008000 0 0x1000>;
			mediatek,larb-id = <SMI_L16A_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam1>;
			mediatek,smi-sub-comm-inport = <2>;
			clocks = <&camsys CLK_CAM_MAIN_CAM_SUBA>,
				 <&camsys_rawa CLK_CAM_RAWA_LARBX>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
		};

		larb17a: larb@16009000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x16009000 0 0x1000>;
			mediatek,larb-id = <SMI_L17A_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam1>;
			mediatek,smi-sub-comm-inport = <3>;
			clocks = <&camsys CLK_CAM_MAIN_CAM_SUBA>,
				 <&camsys_yuva CLK_CAM_YUVA_LARBX>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
		};

		larb16b: larb@1600a000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1600a000 0 0x1000>;
			mediatek,larb-id = <SMI_L16B_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam0>;
			mediatek,smi-sub-comm-inport = <2>;
			clocks = <&camsys CLK_CAM_MAIN_CAM_SUBB>,
				 <&camsys_rawb CLK_CAM_RAWB_LARBX>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
		};

		larb17b: larb@1600b000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1600b000 0 0x1000>;
			mediatek,larb-id = <SMI_L17B_ID>;
			mediatek,smi = <&vdo_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam0>;
			mediatek,smi-sub-comm-inport = <3>;
			clocks = <&camsys CLK_CAM_MAIN_CAM_SUBB>,
				 <&camsys_yuvb CLK_CAM_YUVB_LARBX>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
		};

		seninf_top: seninf-top@16010000 {
			compatible = "mediatek,seninf-core";
			reg = <0 0x16010000 0 0x8000>,
			      <0 0x11ed0000 0 0xc000>;
			reg-names = "base", "ana-rx";
			mtk_csi_phy_ver = "mtk_csi_phy_2_0";
			interrupts = <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_CSIRX_TOP>,
					<&spm MT8188_POWER_DOMAIN_CAM_VCORE>,
					<&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys CLK_CAM_MAIN_SENINF>,
				 <&topckgen CLK_TOP_SENINF>,
				 <&topckgen CLK_TOP_SENINF1>,
				 <&topckgen CLK_TOP_CAMTM>;
			clock-names = "clk_cam_seninf",
				      "clk_top_seninf",
				      "clk_top_seninf1",
				      "clk_top_camtm";
		};

		cam-raw-a@16030000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x16030000 0 0x8000>,
			      <0 0x16038000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&larb16a>;
			interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH 0>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM>,
				 <&camsys CLK_CAM_MAIN_CAMTG>,
				 <&camsys_rawa CLK_CAM_RAWA_LARBX>,
				 <&camsys_rawa CLK_CAM_RAWA_CAM>,
				 <&camsys_rawa CLK_CAM_RAWA_CAMTG>,
				 <&topckgen CLK_TOP_CAM>,
				 <&topckgen CLK_TOP_CAMTG>,
				 <&topckgen CLK_TOP_CAMTM>;
			clock-names = "camsys_cam2mm0_cgpdn",
				      "camsys_cam2mm1_cgpdn",
				      "camsys_cam2sys_cgpdn",
				      "camsys_cam_cgpdn",
				      "camsys_camtg_cgpdn",
				      "camsys_rawa_larbx_cgpdn",
				      "camsys_rawa_cam_cgpdn",
				      "camsys_rawa_camtg_cgpdn",
				      "topckgen_top_cam",
				      "topckgen_top_camtg",
				      "topckgen_top_camtm";
			assigned-clocks = <&topckgen CLK_TOP_CAM>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5>;
			iommus = <&vpp_iommu M4U_PORT_L16A_IMGO_R1>,
				 <&vpp_iommu M4U_PORT_L16A_CQI_R1>,
				 <&vpp_iommu M4U_PORT_L16A_CQI_R2>,
				 <&vpp_iommu M4U_PORT_L16A_BPCI_R1>,
				 <&vpp_iommu M4U_PORT_L16A_LSCI_R1>,
				 <&vpp_iommu M4U_PORT_L16A_RAWI_R2>,
				 <&vpp_iommu M4U_PORT_L16A_RAWI_R3>,
				 <&vpp_iommu M4U_PORT_L16A_UFDI_R2>,
				 <&vpp_iommu M4U_PORT_L16A_UFDI_R3>,
				 <&vpp_iommu M4U_PORT_L16A_RAWI_R4>,
				 <&vpp_iommu M4U_PORT_L16A_RAWI_R5>,
				 <&vpp_iommu M4U_PORT_L16A_AAI_R1>,
				 <&vpp_iommu M4U_PORT_L16A_UFDI_R5>,
				 <&vpp_iommu M4U_PORT_L16A_FHO_R1>,
				 <&vpp_iommu M4U_PORT_L16A_AAO_R1>,
				 <&vpp_iommu M4U_PORT_L16A_TSFSO_R1>,
				 <&vpp_iommu M4U_PORT_L16A_FLKO_R1>;
		};

		camsys_rawa: clock-controller@1604f000 {
			compatible = "mediatek,mt8188-camsys-rawa";
			reg = <0 0x1604f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam-yuv-a@16050000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x16050000 0 0x8000>;
			reg-names = "base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&larb17a>;
			interrupts = <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH 0>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				 <&camsys_yuva CLK_CAM_YUVA_LARBX>,
				 <&camsys_yuva CLK_CAM_YUVA_CAM>,
				 <&camsys_yuva CLK_CAM_YUVA_CAMTG>;
			clock-names = "camsys_cam2mm0_cgpdn",
				      "camsys_cam2mm1_cgpdn",
				      "camsys_cam2sys_cgpdn",
				      "camsys_yuva_larbx_cgpdn",
				      "camsys_yuva_cam_cgpdn",
				      "camsys_yuva_camtg_cgpdn";
			assigned-clocks = <&topckgen CLK_TOP_CAM>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5>;
			iommus = <&vpp_iommu M4U_PORT_L17A_YUVO_R1>,
				 <&vpp_iommu M4U_PORT_L17A_YUVO_R3>,
				 <&vpp_iommu M4U_PORT_L17A_YUVCO_R1>,
				 <&vpp_iommu M4U_PORT_L17A_YUVO_R2>,
				 <&vpp_iommu M4U_PORT_L17A_RZH1N2TO_R1>,
				 <&vpp_iommu M4U_PORT_L17A_DRZS4NO_R1>,
				 <&vpp_iommu M4U_PORT_L17A_TNCSO_R1>;
		};

		camsys_yuva: clock-controller@1606f000 {
			compatible = "mediatek,mt8188-camsys-yuva";
			reg = <0 0x1606f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam-raw-b@16070000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x16070000 0 0x8000>,
			      <0 0x16078000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&larb16b>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM>,
				 <&camsys CLK_CAM_MAIN_CAMTG>,
				 <&camsys_rawb CLK_CAM_RAWB_LARBX>,
				 <&camsys_rawb CLK_CAM_RAWB_CAM>,
				 <&camsys_rawb CLK_CAM_RAWB_CAMTG>,
				 <&topckgen CLK_TOP_CAM>,
				 <&topckgen CLK_TOP_CAMTG>,
				 <&topckgen CLK_TOP_CAMTM>;
			clock-names = "camsys_cam2mm0_cgpdn",
				 "camsys_cam2mm1_cgpdn",
				 "camsys_cam2sys_cgpdn",
				 "camsys_cam_cgpdn",
				 "camsys_camtg_cgpdn",
				 "camsys_rawb_larbx_cgpdn",
				 "camsys_rawb_cam_cgpdn",
				 "camsys_rawb_camtg_cgpdn",
				 "topckgen_top_cam",
				 "topckgen_top_camtg",
				 "topckgen_top_camtm";
			assigned-clocks = <&topckgen CLK_TOP_CAM>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5>;
			iommus = <&vdo_iommu M4U_PORT_L16B_IMGO_R1>,
				 <&vdo_iommu M4U_PORT_L16B_CQI_R1>,
				 <&vdo_iommu M4U_PORT_L16B_CQI_R2>,
				 <&vdo_iommu M4U_PORT_L16B_BPCI_R1>,
				 <&vdo_iommu M4U_PORT_L16B_LSCI_R1>,
				 <&vdo_iommu M4U_PORT_L16B_RAWI_R2>,
				 <&vdo_iommu M4U_PORT_L16B_RAWI_R3>,
				 <&vdo_iommu M4U_PORT_L16B_UFDI_R2>,
				 <&vdo_iommu M4U_PORT_L16B_UFDI_R3>,
				 <&vdo_iommu M4U_PORT_L16B_RAWI_R4>,
				 <&vdo_iommu M4U_PORT_L16B_RAWI_R5>,
				 <&vdo_iommu M4U_PORT_L16B_AAI_R1>,
				 <&vdo_iommu M4U_PORT_L16B_UFDI_R5>,
				 <&vdo_iommu M4U_PORT_L16B_FHO_R1>,
				 <&vdo_iommu M4U_PORT_L16B_AAO_R1>,
				 <&vdo_iommu M4U_PORT_L16B_TSFSO_R1>,
				 <&vdo_iommu M4U_PORT_L16B_FLKO_R1>;
		};

		camsys_rawb: clock-controller@1608f000 {
			compatible = "mediatek,mt8188-camsys-rawb";
			reg = <0 0x1608f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam-yuv-b@16090000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x16090000 0 0x8000>;
			reg-names = "base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&larb17b>;
			interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				 <&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				 <&camsys_yuvb CLK_CAM_YUVB_LARBX>,
				 <&camsys_yuvb CLK_CAM_YUVB_CAM>,
				 <&camsys_yuvb CLK_CAM_YUVB_CAMTG>;
			clock-names = "camsys_cam2mm0_cgpdn",
				      "camsys_cam2mm1_cgpdn",
				      "camsys_cam2sys_cgpdn",
				      "camsys_yuvb_larbx_cgpdn",
				      "camsys_yuvb_cam_cgpdn",
				      "camsys_yuvb_camtg_cgpdn";
			assigned-clocks = <&topckgen CLK_TOP_CAM>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5>;
			iommus = <&vdo_iommu M4U_PORT_L17B_YUVO_R1>,
				 <&vdo_iommu M4U_PORT_L17B_YUVO_R3>,
				 <&vdo_iommu M4U_PORT_L17B_YUVCO_R1>,
				 <&vdo_iommu M4U_PORT_L17B_YUVO_R2>,
				 <&vdo_iommu M4U_PORT_L17B_RZH1N2TO_R1>,
				 <&vdo_iommu M4U_PORT_L17B_DRZS4NO_R1>,
				 <&vdo_iommu M4U_PORT_L17B_TNCSO_R1>;
		};

		camsys_yuvb: clock-controller@160af000 {
			compatible = "mediatek,mt8188-camsys-yuvb";
			reg = <0 0x160af000 0 0x1000>;
			#clock-cells = <1>;
		};

		ccusys: clock-controller@17200000 {
			compatible = "mediatek,mt8188-ccusys";
			reg = <0 0x17200000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb27: larb@17201000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x17201000 0 0x1000>;
			mediatek,larb-id = <SMI_L27_ID>;
			mediatek,smi = <&vpp_smi_common>;
			mediatek,smi-sub-comm = <&smi_cam1>;
			mediatek,smi-sub-comm-inport = <5>;
			clocks = <&ccusys CLK_CCU_CCU0>,
				 <&ccusys CLK_CCU_LARB27>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		};

		video-codec@18000000 {
			compatible = "mediatek,mt8188-vcodec-dec";
			reg = <0 0x18000000 0 0x1000>,          /* VDEC_SYS */
			      <0 0x18004000 0 0x1000>;      /* VDEC_RACING_CTRL */
			mediatek,scp = <&scp>;
			iommus = <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0 0x18000000 0x26000>;
			assigned-clocks = <&topckgen CLK_TOP_VDEC>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D6>;

			vcodec-lat@10000 {
				compatible = "mediatek,mtk-vcodec-lat";
				reg = <0x10000 0x800>;          /* VDEC_MISC */
				interrupts = <GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH 0>;
				iommus = <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_VLD_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_VLD2_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_AVC_MV_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_PRED_RD_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_TILE_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_WDMA_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT_C>,
					 <&vpp_iommu M4U_PORT_L23_HW_VDEC_MC_EXT_C>;
				clocks = <&vdecsys_soc CLK_VDEC1_SOC_VDEC>,
					 <&vdecsys_soc CLK_VDEC1_SOC_LAT>;
				clock-names = "vdec-soc-vdec", "vdec-soc-lat";
				power-domains = <&spm MT8188_POWER_DOMAIN_VDEC0>;
			};

			vcodec-core@25000 {
				compatible = "mediatek,mtk-vcodec-core";
				reg = <0x25000 0x1000>;         /* VDEC_CORE_MISC */
				interrupts = <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH 0>;
				iommus = <&vdo_iommu M4U_PORT_L21_HW_VDEC_MC_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_UFO_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PP_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PRED_RD_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PRED_WR_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PPWRAP_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_TILE_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_VLD_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_VLD2_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_AVC_MV_EXT>,
					 <&vdo_iommu M4U_PORT_L21_HW_VDEC_UFO_EXT_C>;
				clocks = <&vdecsys CLK_VDEC2_VDEC>,
					 <&vdecsys CLK_VDEC2_LAT>;
				clock-names = "vdec-vdec", "vdec-lat";
				power-domains = <&spm MT8188_POWER_DOMAIN_VDEC1>;
			};
		};

		larb23: larb@1800d000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1800d000 0 0x1000>;
			mediatek,larb-id = <SMI_L23_ID>;
			mediatek,smi = <&vpp_smi_common>;
			clocks = <&vdecsys_soc CLK_VDEC1_SOC_LARB1>,
				 <&vdecsys_soc CLK_VDEC1_SOC_LARB1>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDEC0>;
		};

		vdecsys_soc: clock-controller@1800f000 {
			compatible = "mediatek,mt8188-vdecsys-soc";
			reg = <0 0x1800f000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb21: larb@1802e000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1802e000 0 0x1000>;
			mediatek,larb-id = <SMI_L21_ID>;
			mediatek,smi = <&vdo_smi_common>;
			clocks = <&vdecsys CLK_VDEC2_LARB1>,
				 <&vdecsys CLK_VDEC2_LARB1>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDEC1>;
		};

		vdecsys: clock-controller@1802f000 {
			compatible = "mediatek,mt8188-vdecsys";
			reg = <0 0x1802f000 0 0x1000>;
			#clock-cells = <1>;
		};

		apusys_rv: remoteproc@19001000 {
			compatible = "mediatek,mt8188-apusys-rv";
			reg = <0 0x19001000 0 0x1000>, <0 0x19002000 0 0x10>;
			reg-names = "apusys_rv", "apu_wdt";
			memory-region = <&apu_reserve_memory>;
			power-domains = <&apuspm 0>;
			iommus = <&iommu_apu0 M4U_PORT_L0_APU_SECURE>;
			interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&apu_mailbox 0>;
			mediatek,hw-logger = <&apusys_hw_logger>;
			status = "disabled";

			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mediatek,rpmsg-name = "apu-ctrl-rpmsg";
			};

			apu-pwr-tx {
				compatible = "mediatek,apupwr-tx-rpmsg";
				mediatek,rpmsg-name = "apupwr-tx-rpmsg";
			};

			apu-pwr-rx {
				compatible = "mediatek,apupwr-rx-rpmsg";
				mediatek,rpmsg-name = "apupwr-rx-rpmsg";
				apusys,thermal-zones = "apu";
			};

			apu-mdw {
				compatible = "mediatek,apu-mdw-rpmsg";
				mediatek,rpmsg-name = "apu-mdw-rpmsg";
			};

			apu-reviser {
				compatible = "mediatek,apu-reviser-rpmsg";
				mediatek,rpmsg-name = "apu-reviser-rpmsg";
			};

			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mediatek,rpmsg-name = "apu-edma-rpmsg";
			};

			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mediatek,rpmsg-name = "apu-mnoc-rpmsg";
			};

			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mediatek,rpmsg-name = "mdla-tx-rpmsg";
			};

			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mediatek,rpmsg-name = "mdla-rx-rpmsg";
			};
		};

		iommu_apu0: iommu@19010000 {
			compatible = "mediatek,mt8188-iommu-apu";
			reg = <0 0x19010000 0 0x1000>;
			interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>;
			clock-names = "bclk";
			#iommu-cells = <1>;
			power-domains = <&apuspm 0>;
			status = "disabled";
		};

		iommu_apu1: iommu@19015000 {
			compatible = "mediatek,mt8188-iommu-apu";
			reg = <0 0x19015000 0 0x1000>;
			interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>;
			clock-names = "bclk";
			#iommu-cells = <1>;
			power-domains = <&apuspm 0>;
			status = "disabled";
		};

		apusys_hw_logger: apusys-hw-logger@0x19024000 {
			compatible = "mediatek,apusys-hw-logger";
			reg = <0 0x19024000 0 0x1000>;
			interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&iommu_apu1 M4U_PORT_L1_APU_CODE>;
			power-domains = <&apuspm 0>;
			status = "disabled";
		};

		apu_mailbox: mailbox@190e1000 {
			compatible = "mediatek,mt8188-apu-mailbox";
			reg = <0 0x190e1000 0 0x1000>;
			interrupts = <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <1>;
		};

		apuspm: power-controller@190f0000 {
			compatible = "mediatek,mt8188-apu-pm", "syscon";
			reg = <0 0x190f0000 0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			#power-domain-cells = <1>;

			apu_top: power-domain@0 {
				reg = <0>;
				#power-domain-cells = <0>;
			};
		};

		vencsys: clock-controller@1a000000 {
			compatible = "mediatek,mt8188-vencsys";
			reg = <0 0x1a000000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb19: larb@1a010000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1a010000 0 0x1000>;
			mediatek,larb-id = <SMI_L19_ID>;
			mediatek,smi = <&vdo_smi_common>;
			clocks = <&vencsys CLK_VENC1_VENC>,
				 <&vencsys CLK_VENC1_VENC>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VENC>;
		};

		venc: venc@1a020000 {
			compatible = "mediatek,mt8188-vcodec-enc";
			reg = <0 0x1a020000 0 0x10000>;
			iommus = <&vdo_iommu M4U_PORT_L19_VENC_RCPU>,
				 <&vdo_iommu M4U_PORT_L19_VENC_REC>,
				 <&vdo_iommu M4U_PORT_L19_VENC_BSDMA>,
				 <&vdo_iommu M4U_PORT_L19_VENC_SV_COMV>,
				 <&vdo_iommu M4U_PORT_L19_VENC_RD_COMV>,
				 <&vdo_iommu M4U_PORT_L19_VENC_CUR_LUMA>,
				 <&vdo_iommu M4U_PORT_L19_VENC_CUR_CHROMA>,
				 <&vdo_iommu M4U_PORT_L19_VENC_REF_LUMA>,
				 <&vdo_iommu M4U_PORT_L19_VENC_REF_CHROMA>,
				 <&vdo_iommu M4U_PORT_L19_VENC_SUB_W_LUMA>,
				 <&vdo_iommu M4U_PORT_L19_VENC_SUB_R_LUMA>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,scp = <&scp>;
			clocks = <&vencsys CLK_VENC1_VENC>;
			clock-names = "venc_clk";
			assigned-clocks = <&topckgen CLK_TOP_VENC>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D4>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VENC>;
			#address-cells = <2>;
			#size-cells = <2>;
		};

		jpgenc@1a030000 {
			compatible = "mediatek,mt8188-jpgenc",
				     "mediatek,mtk-jpgenc";
			reg = <0 0x1a030000 0 0x10000>;
			mediatek,larb = <SMI_L19_ID>;
			iommus = <&vdo_iommu M4U_PORT_L19_JPGENC_Y_RDMA>,
				 <&vdo_iommu M4U_PORT_L19_JPGENC_C_RDMA>,
				 <&vdo_iommu M4U_PORT_L19_JPGENC_Q_TABLE>,
				 <&vdo_iommu M4U_PORT_L19_JPGENC_BSDMA>;
			interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vencsys CLK_VENC1_JPGENC>;
			clock-names = "jpgenc";
			power-domains = <&spm MT8188_POWER_DOMAIN_VENC>;
		};

		jpgdec@1a040000 {
			compatible = "mediatek,mt8188-jpgdec",
				     "mediatek,mt2701-jpgdec";
			reg = <0 0x1a040000 0 0x10000>;/* JPGDEC_C0 */
			mediatek,larb = <SMI_L19_ID>;
			iommus = <&vdo_iommu M4U_PORT_L19_JPGDEC_WDMA_0>,
				 <&vdo_iommu M4U_PORT_L19_JPGDEC_BSDMA_0>,
				 <&vdo_iommu M4U_PORT_L19_JPGDEC_WDMA_1>,
				 <&vdo_iommu M4U_PORT_L19_JPGDEC_BSDMA_1>,
				 <&vdo_iommu M4U_PORT_L19_JPGDEC_HUFF_OFFSET_1>,
				 <&vdo_iommu M4U_PORT_L19_JPGDEC_HUFF_OFFSET_0>;
			interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vencsys CLK_VENC1_LARB>,
				 <&vencsys CLK_VENC1_JPGDEC>;
			clock-names = "jpgdec-smi", "jpgdec";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDEC0>;
		};

		ovl0: ovl@1c000000 {
			compatible = "mediatek,mt8188-disp-ovl",
				     "mediatek,mt8195-disp-ovl",
				     "mediatek,mt8183-disp-ovl";
			reg = <0 0x1c000000 0 0x1000>;
			interrupts = <GIC_SPI 636 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_OVL0>;
			iommus = <&vdo_iommu M4U_PORT_L0_DISP_OVL0_RDMA0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x0000 0x1000>;
			mboxes = <&gce0 10 CMDQ_THR_PRIO_1>;
			mediatek,gce-events = <CMDQ_EVENT_VDO0_DISP_OVL0_O_FRAME_DONE>;
		};

		rdma0: rdma@1c002000 {
			compatible = "mediatek,mt8188-disp-rdma",
				     "mediatek,mt8195-disp-rdma";
			reg = <0 0x1c002000 0 0x1000>;
			interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_RDMA0>;
			iommus = <&vdo_iommu M4U_PORT_L1_DISP_RDMA0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x2000 0x1000>;
		};

		color0: color@1c003000 {
			compatible = "mediatek,mt8188-disp-color",
				     "mediatek,mt8173-disp-color";
			reg = <0 0x1c003000 0 0x1000>;
			interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_COLOR0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x3000 0x1000>;
		};

		ccorr0: ccorr@1c004000 {
			compatible = "mediatek,mt8188-disp-ccorr",
				     "mediatek,mt8192-disp-ccorr";
			reg = <0 0x1c004000 0 0x1000>;
			interrupts = <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_CCORR0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x4000 0x1000>;
		};

		aal0: aal@1c005000 {
			compatible = "mediatek,mt8188-disp-aal",
				     "mediatek,mt8173-disp-aal";
			reg = <0 0x1c005000 0 0x1000>;
			interrupts = <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_AAL0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x5000 0x1000>;
		};

		gamma0: gamma@1c006000 {
			compatible = "mediatek,mt8188-disp-gamma",
				     "mediatek,mt8195-disp-gamma";
			reg = <0 0x1c006000 0 0x1000>;
			interrupts = <GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_GAMMA0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x6000 0x1000>;
		};

		dither0: dither@1c007000 {
			compatible = "mediatek,mt8188-disp-dither",
				     "mediatek,mt8183-disp-dither";
			reg = <0 0x1c007000 0 0x1000>;
			interrupts = <GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_DITHER0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c00XXXX 0x7000 0x1000>;
		};

		disp_dsi0: dsi@1c008000 {
			compatible = "mediatek,mt8188-dsi";
			reg = <0 0x1c008000 0 0x1000>, <0 0x1c01d000 0 0x1000>;
			interrupts = <GIC_SPI 644 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DSI0>,
				 <&vdosys0 CLK_VDO0_DSI0_DSI>,
				 <&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
			resets = <&vdosys0 MT8188_VDO0_RST_DSI0>;
			status = "disabled";
		};

		dp_intf0: dp-intf@1c015000 {
			compatible = "mediatek,mt8188-dp-intf";
			reg = <0 0x1c015000 0 0x1000>;
			interrupts = <GIC_SPI 657 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys0 CLK_VDO0_DP_INTF0>,
				 <&vdosys0 CLK_VDO0_DP_INTF0_DP_INTF>,
				 <&apmixedsys CLK_APMIXED_TVDPLL1>;
			clock-names = "engine", "pixel", "pll";
			status = "disabled";
		};

		mutex: mutex@1c016000 {
			compatible = "mediatek,mt8188-disp-mutex";
			reg = <0 0x1c016000 0 0x1000>;
			reg-names = "vdo0_mutex";
			interrupts = <GIC_SPI 658 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_MUTEX0>;
			clock-names = "vdo0_mutex";
			mediatek,gce-events =
				<CMDQ_EVENT_VDO0_DISP_STREAM_DONE_0>;
		};

		postmask0: postmask@1c01a000 {
			compatible = "mediatek,mt8188-disp-postmask",
				     "mediatek,mt8192-disp-postmask";
			reg = <0 0x1c01a000 0 0x1000>;
			interrupts = <GIC_SPI 661 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys0 CLK_VDO0_DISP_POSTMASK0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c01XXXX 0xa000 0x1000>;
		};

		vdosys0: syscon@1c01d000 {
			compatible = "mediatek,mt8188-vdosys0", "syscon";
			reg = <0 0x1c01d000 0 0x1000>;
			mboxes = <&gce0 0 CMDQ_THR_PRIO_4>,
				 <&gce0 8 CMDQ_THR_PRIO_4>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			mediatek,gce-events =
				<CMDQ_EVENT_VDO0_DISP_STREAM_DONE_0>;
		};

		larb0: larb@1c022000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1c022000 0 0x1000>;
			mediatek,larb-id = <SMI_L0_ID>;
			mediatek,smi = <&vdo_smi_common>;
			clocks = <&vdosys0 CLK_VDO0_SMI_LARB>,
				 <&vdosys0 CLK_VDO0_SMI_LARB>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		};

		larb1: larb@1c023000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1c023000 0 0x1000>;
			mediatek,larb-id = <SMI_L1_ID>;
			mediatek,smi = <&vpp_smi_common>;
			clocks = <&vdosys0 CLK_VDO0_SMI_LARB>,
				 <&vdosys0 CLK_VDO0_SMI_LARB>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		};

		vdo_smi_common: smi@1c024000 {
			compatible = "mediatek,mt8188-smi-common-vdo";
			reg = <0 0x1c024000 0 0x1000>;
			clocks = <&vdosys0 CLK_VDO0_SMI_COMMON>,
				 <&vdosys0 CLK_VDO0_SMI_GALS>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		};

		vdo_iommu: iommu@1c028000 {
			compatible = "mediatek,mt8188-iommu-vdo";
			reg = <0 0x1c028000 0 0x5000>;
			mediatek,larbs = <&larb0 &larb2 &larb5 &larb9 &larb10
					  &larb11a &larb11c &larb13 &larb16b
					  &larb17b &larb19 &larb21>;
			interrupts = <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 677 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys0 CLK_VDO0_SMI_IOMMU>;
			clock-names = "bclk";
			#iommu-cells = <1>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		};

		vdosys1: syscon@1c100000 {
			compatible = "mediatek,mt8188-vdosys1", "syscon";
			reg = <0 0x1c100000 0 0x1000>;
			mboxes = <&gce0 1 CMDQ_THR_PRIO_4>,
				 <&gce0 9 CMDQ_THR_PRIO_4>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x0000 0x1000>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		mtk_apu_mem_code: mtk-apu-mem-code {
			compatible = "mediatek,apu-mem-code";
			type = <1>;
			mask = /bits/ 64 <0x00000003ffffffff>;
			iommus = <&iommu_apu0 M4U_PORT_L0_APU_CODE>;
			status = "disabled";
		};

		mtk_apu_mem_data: mtk-apu-mem-data {
			compatible = "mediatek,apu-mem-data";
			type = <2>;
			mask = /bits/ 64 <0x00000003ffffffff>;
			iommus = <&iommu_apu0 M4U_PORT_L0_APU_DATA>;
			status = "disabled";
		};

		mutex1: mutex@1c101000 {
			compatible = "mediatek,mt8188-disp-mutex";
			reg = <0 0x1c101000 0 0x1000>;
			reg-names = "vdo1_mutex";
			interrupts = <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			clocks = <&vdosys1 CLK_VDO1_DISP_MUTEX>;
			clock-names = "vdo1_mutex";
			mediatek,gce-events =
				<CMDQ_EVENT_VDO1_STREAM_DONE_ENG_0>;
		};

		larb2: larb@1c102000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1c102000 0 0x1000>;
			mediatek,larb-id = <SMI_L2_ID>;
			mediatek,smi = <&vdo_smi_common>;
			clocks = <&vdosys1 CLK_VDO1_SMI_LARB2>,
				 <&vdosys1 CLK_VDO1_SMI_LARB2>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		};

		larb3: larb@1c103000 {
			compatible = "mediatek,mt8188-smi-larb";
			reg = <0 0x1c103000 0 0x1000>;
			mediatek,larb-id = <SMI_L3_ID>;
			mediatek,smi = <&vpp_smi_common>;
			clocks = <&vdosys1 CLK_VDO1_SMI_LARB3>,
				 <&vdosys1 CLK_VDO1_SMI_LARB3>;
			clock-names = "apb", "smi";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		};

		vdo1_rdma0: mdp-rdma@1c104000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c104000 0 0x1000>;
			interrupts = <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vdo_iommu M4U_PORT_L2_MDP_RDMA0>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x4000 0x1000>;
		};

		vdo1_rdma1: mdp-rdma@1c105000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c105000 0 0x1000>;
			interrupts = <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA1>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vpp_iommu M4U_PORT_L3_MDP_RDMA1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x5000 0x1000>;
		};

		vdo1_rdma2: mdp-rdma@1c106000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c106000 0 0x1000>;
			interrupts = <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA2>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vdo_iommu M4U_PORT_L2_MDP_RDMA2>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x6000 0x1000>;
		};

		vdo1_rdma3: mdp-rdma@1c107000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c107000 0 0x1000>;
			interrupts = <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA3>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vpp_iommu M4U_PORT_L3_MDP_RDMA3>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x7000 0x1000>;
		};

		vdo1_rdma4: mdp-rdma@1c108000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c108000 0 0x1000>;
			interrupts = <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA4>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vdo_iommu M4U_PORT_L2_MDP_RDMA4>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x8000 0x1000>;
		};

		vdo1_rdma5: mdp-rdma@1c109000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c109000 0 0x1000>;
			interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA5>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vpp_iommu M4U_PORT_L3_MDP_RDMA5>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0x9000 0x1000>;
		};

		vdo1_rdma6: mdp-rdma@1c10a000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c10a000 0 0x1000>;
			interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA6>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vdo_iommu M4U_PORT_L2_MDP_RDMA6>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0xa000 0x1000>;
		};

		vdo1_rdma7: mdp-rdma@1c10b000 {
			compatible = "mediatek,mt8188-vdo1-rdma", "mediatek,mt8195-vdo1-rdma";
			reg = <0 0x1c10b000 0 0x1000>;
			interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_MDP_RDMA7>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vpp_iommu M4U_PORT_L3_MDP_RDMA7>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0xb000 0x1000>;
		};

		merge1: merge@1c10c000 {
			compatible = "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merge";
			reg = <0 0x1c10c000 0 0x1000>;
			interrupts = <GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_VPP_MERGE0>,
				 <&vdosys1 CLK_VDO1_MERGE0_DL_ASYNC>;
			clock-names = "merge","merge_async";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0xc000 0x1000>;
			mediatek,merge-mute = <1>;
			resets = <&vdosys1 MT8188_VDO1_RST_MERGE0_DL_ASYNC>;
		};

		merge2: merge@1c10d000 {
			compatible = "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merge";
			reg = <0 0x1c10d000 0 0x1000>;
			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_VPP_MERGE1>,
				 <&vdosys1 CLK_VDO1_MERGE1_DL_ASYNC>;
			clock-names = "merge","merge_async";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0xd000 0x1000>;
			mediatek,merge-mute = <1>;
			resets = <&vdosys1 MT8188_VDO1_RST_MERGE1_DL_ASYNC>;
		};

		merge3: merge@1c10e000 {
			compatible = "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merge";
			reg = <0 0x1c10e000 0 0x1000>;
			interrupts = <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_VPP_MERGE2>,
				 <&vdosys1 CLK_VDO1_MERGE2_DL_ASYNC>;
			clock-names = "merge","merge_async";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0xe000 0x1000>;
			mediatek,merge-mute = <1>;
			resets = <&vdosys1 MT8188_VDO1_RST_MERGE2_DL_ASYNC>;
		};

		merge4: merge@1c10f000 {
			compatible = "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merge";
			reg = <0 0x1c10f000 0 0x1000>;
			interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_VPP_MERGE3>,
				 <&vdosys1 CLK_VDO1_MERGE3_DL_ASYNC>;
			clock-names = "merge","merge_async";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c10XXXX 0xf000 0x1000>;
			mediatek,merge-mute = <1>;
			resets = <&vdosys1 MT8188_VDO1_RST_MERGE3_DL_ASYNC>;
		};

		merge5: merge@1c110000 {
			compatible = "mediatek,mt8188-disp-merge", "mediatek,mt8195-disp-merge";
			reg = <0 0x1c110000 0 0x1000>;
			interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&vdosys1 CLK_VDO1_VPP_MERGE4>,
				 <&vdosys1 CLK_VDO1_MERGE4_DL_ASYNC>;
			clock-names = "merge","merge_async";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c11XXXX 0x0000 0x1000>;
			mediatek,merge-fifo-en = <1>;
			resets = <&vdosys1 MT8188_VDO1_RST_MERGE4_DL_ASYNC>;
		};

		dp_intf1: dp-intf@1c113000 {
			compatible = "mediatek,mt8188-dp-intf";
			reg = <0 0x1c113000 0 0x1000>;
			interrupts = <GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			clocks = <&vdosys1 CLK_VDO1_DP_INTF0_MMCK>,
				 <&vdosys1 CLK_VDO1_DPINTF>,
				 <&apmixedsys CLK_APMIXED_TVDPLL2>;
			clock-names = "engine", "pixel", "pll";
			status = "disabled";
		};

		ethdr0: ethdr@1c114000 {
			compatible = "mediatek,mt8188-disp-ethdr", "mediatek,mt8195-disp-ethdr";
			reg = <0 0x1c114000 0 0x1000>,
			      <0 0x1c115000 0 0x1000>,
			      <0 0x1c117000 0 0x1000>,
			      <0 0x1c119000 0 0x1000>,
			      <0 0x1c11A000 0 0x1000>,
			      <0 0x1c11B000 0 0x1000>,
			      <0 0x1c11C000 0 0x1000>;
			reg-names = "mixer", "vdo_fe0", "vdo_fe1",
				    "gfx_fe0", "gfx_fe1", "vdo_be", "adl_ds";
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c11XXXX 0x4000 0x1000>,
				<&gce0 SUBSYS_1c11XXXX 0x5000 0x1000>,
				<&gce0 SUBSYS_1c11XXXX 0x7000 0x1000>,
				<&gce0 SUBSYS_1c11XXXX 0x9000 0x1000>,
				<&gce0 SUBSYS_1c11XXXX 0xA000 0x1000>,
				<&gce0 SUBSYS_1c11XXXX 0xB000 0x1000>,
				<&gce0 SUBSYS_1c11XXXX 0xC000 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_DISP_MIXER>,
				 <&vdosys1 CLK_VDO1_HDR_VDO_FE0>,
				 <&vdosys1 CLK_VDO1_HDR_VDO_FE1>,
				 <&vdosys1 CLK_VDO1_HDR_GFX_FE0>,
				 <&vdosys1 CLK_VDO1_HDR_GFX_FE1>,
				 <&vdosys1 CLK_VDO1_HDR_VDO_BE>,
				 <&vdosys1 CLK_VDO1_26M_SLOW>,
				 <&vdosys1 CLK_VDO1_HDR_VDO_FE0_DL_ASYNC>,
				 <&vdosys1 CLK_VDO1_HDR_VDO_FE1_DL_ASYNC>,
				 <&vdosys1 CLK_VDO1_HDR_GFX_FE0_DL_ASYNC>,
				 <&vdosys1 CLK_VDO1_HDR_GFX_FE1_DL_ASYNC>,
				 <&vdosys1 CLK_VDO1_HDR_VDO_BE_DL_ASYNC>,
				 <&topckgen CLK_TOP_ETHDR>;
			clock-names = "mixer", "vdo_fe0", "vdo_fe1",
				      "gfx_fe0", "gfx_fe1", "vdo_be",
				      "adl_ds", "vdo_fe0_async", "vdo_fe1_async",
				      "gfx_fe0_async", "gfx_fe1_async","vdo_be_async",
				      "ethdr_top";
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			iommus = <&vpp_iommu M4U_PORT_L3_HDR_DS_SMI>,
				 <&vpp_iommu M4U_PORT_L3_HDR_ADL_SMI>;
			interrupts = <GIC_SPI 566 IRQ_TYPE_LEVEL_HIGH 0>;
			resets = <&vdosys1 MT8188_VDO1_RST_HDR_VDO_FE0_DL_ASYNC>,
				 <&vdosys1 MT8188_VDO1_RST_HDR_VDO_FE1_DL_ASYNC>,
				 <&vdosys1 MT8188_VDO1_RST_HDR_GFX_FE0_DL_ASYNC>,
				 <&vdosys1 MT8188_VDO1_RST_HDR_GFX_FE1_DL_ASYNC>,
				 <&vdosys1 MT8188_VDO1_RST_HDR_VDO_BE_DL_ASYNC>;
			mboxes = <&gce0 11 CMDQ_THR_PRIO_1>;
			mediatek,gce-events = <CMDQ_EVENT_VDO1_DISP_MIXER_FRAME_DONE_MM>;
		};

		padding0: padding@1c11d000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c11d000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING0>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c11XXXX 0xd000 0x1000>;
		};

		padding1: padding@1c11e000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c11e000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING1>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c11XXXX 0xe000 0x1000>;
		};

		padding2: padding@1c11f000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c11f000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING2>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c11XXXX 0xf000 0x1000>;
		};

		padding3: padding@1c120000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c120000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING3>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c12XXXX 0x0000 0x1000>;
		};

		padding4: padding@1c121000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c121000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING4>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c12XXXX 0x1000 0x1000>;
		};

		padding5: padding@1c122000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c122000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING5>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c12XXXX 0x2000 0x1000>;
		};

		padding6: padding@1c123000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c123000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING6>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c12XXXX 0x3000 0x1000>;
		};

		padding7: padding@1c124000 {
			compatible = "mediatek,mt8188-disp-padding";
			reg = <0 0x1c124000 0 0x1000>;
			clocks = <&vdosys1 CLK_VDO1_PADDING7>;
			power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
			mediatek,gce-client-reg =
				<&gce0 SUBSYS_1c12XXXX 0x4000 0x1000>;
		};

		edp_tx: edp-tx@1c500000 {
			compatible = "mediatek,mt8188-edp-tx";
			reg = <0 0x1c500000 0 0x8000>;
			nvmem-cells = <&dp_calibration>;
			nvmem-cell-names = "dp_calibration_data";
			power-domains = <&spm MT8188_POWER_DOMAIN_EDP_TX>;
			interrupts = <GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH 0>;
			max-linkrate-mhz = <8100>;
			status = "disabled";
		};

		dp_tx: dp-tx@1c600000 {
			#sound-dai-cells = <0>;
			compatible = "mediatek,mt8188-dp-tx";
			reg = <0 0x1c600000 0 0x8000>;
			max-lanes = <4>;
			max-linkrate = <5400>;
			nvmem-cells = <&dp_calibration>;
			nvmem-cell-names = "dp_calibration_data";
			power-domains = <&spm MT8188_POWER_DOMAIN_DP_TX>;
			interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH 0>;
			max-linkrate-mhz = <5400>;
			status = "disabled";
		};

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <&infracfg_ao CLK_INFRA_AO_UART0>;
		};
	};
};
