Initial load memory contents from /home/noname/Documents/project_tiny/DO_TT/03_verif/Test-Sub_module/MODULE_TB/mem_init.hex
- TB_SS_read_data/tb_SS_read_data.sv:124: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.024 2024-04-05
- Verilator: $finish at 900ns; walltime 0.000 s; speed 0.000 s/s
- Verilator: cpu 0.000 s on 1 threads; alloced 57 MB
