$date
	Thu May 15 00:01:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux4to1 $end
$var wire 1 ! out_df $end
$var wire 1 " out_beh $end
$var reg 4 # in [3:0] $end
$var reg 2 $ sel [1:0] $end
$scope module beh $end
$var wire 4 % in [3:0] $end
$var wire 2 & sel [1:0] $end
$var reg 1 " out $end
$upscope $end
$scope module df $end
$var wire 4 ' in [3:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b1010 '
b0 &
b1010 %
b0 $
b1010 #
0"
0!
$end
#10
1"
1!
b1 $
b1 &
b1 (
#20
0!
0"
b10 $
b10 &
b10 (
#30
1!
1"
b11 $
b11 &
b11 (
#40
