

================================================================
== Vivado HLS Report for 'long_div3'
================================================================
* Date:           Mon Jul 23 16:23:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.106|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_86  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_93  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.10>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind"   --->   Operation 9 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 60, i32 63)" [long_div3.cpp:960]   --->   Operation 10 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.55ns)   --->   "%call_ret = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_s, i2 0) nounwind" [long_div3.cpp:961]   --->   Operation 11 'call' 'call_ret' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret, 0" [long_div3.cpp:961]   --->   Operation 12 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_ret = extractvalue { i4, i2 } %call_ret, 1" [long_div3.cpp:961]   --->   Operation 13 'extractvalue' 'r_V_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 56, i32 59)" [long_div3.cpp:960]   --->   Operation 14 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.55ns)   --->   "%call_ret_1 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_1, i2 %r_V_ret) nounwind" [long_div3.cpp:961]   --->   Operation 15 'call' 'call_ret_1' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1 = extractvalue { i4, i2 } %call_ret_1, 0" [long_div3.cpp:961]   --->   Operation 16 'extractvalue' 'q_chunk_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_ret_1 = extractvalue { i4, i2 } %call_ret_1, 1" [long_div3.cpp:961]   --->   Operation 17 'extractvalue' 'r_V_ret_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 52, i32 55)" [long_div3.cpp:960]   --->   Operation 18 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 48, i32 51)" [long_div3.cpp:960]   --->   Operation 19 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 44, i32 47)" [long_div3.cpp:960]   --->   Operation 20 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 40, i32 43)" [long_div3.cpp:960]   --->   Operation 21 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 36, i32 39)" [long_div3.cpp:960]   --->   Operation 22 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 32, i32 35)" [long_div3.cpp:960]   --->   Operation 23 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 28, i32 31)" [long_div3.cpp:960]   --->   Operation 24 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 24, i32 27)" [long_div3.cpp:960]   --->   Operation 25 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_s_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 20, i32 23)" [long_div3.cpp:960]   --->   Operation 26 'partselect' 'p_Result_s_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_10 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 16, i32 19)" [long_div3.cpp:960]   --->   Operation 27 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 12, i32 15)" [long_div3.cpp:960]   --->   Operation 28 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 8, i32 11)" [long_div3.cpp:960]   --->   Operation 29 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_13 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 4, i32 7)" [long_div3.cpp:960]   --->   Operation 30 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %in_read to i4" [long_div3.cpp:960]   --->   Operation 31 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 32 [1/1] (3.55ns)   --->   "%call_ret_2 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_2, i2 %r_V_ret_1) nounwind" [long_div3.cpp:961]   --->   Operation 32 'call' 'call_ret_2' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2 = extractvalue { i4, i2 } %call_ret_2, 0" [long_div3.cpp:961]   --->   Operation 33 'extractvalue' 'q_chunk_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_ret_2 = extractvalue { i4, i2 } %call_ret_2, 1" [long_div3.cpp:961]   --->   Operation 34 'extractvalue' 'r_V_ret_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.55ns)   --->   "%call_ret_3 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_3, i2 %r_V_ret_2) nounwind" [long_div3.cpp:961]   --->   Operation 35 'call' 'call_ret_3' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3 = extractvalue { i4, i2 } %call_ret_3, 0" [long_div3.cpp:961]   --->   Operation 36 'extractvalue' 'q_chunk_V_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_ret_3 = extractvalue { i4, i2 } %call_ret_3, 1" [long_div3.cpp:961]   --->   Operation 37 'extractvalue' 'r_V_ret_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.10>
ST_3 : Operation 38 [1/1] (3.55ns)   --->   "%call_ret_4 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_4, i2 %r_V_ret_3) nounwind" [long_div3.cpp:961]   --->   Operation 38 'call' 'call_ret_4' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4 = extractvalue { i4, i2 } %call_ret_4, 0" [long_div3.cpp:961]   --->   Operation 39 'extractvalue' 'q_chunk_V_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%r_V_ret_4 = extractvalue { i4, i2 } %call_ret_4, 1" [long_div3.cpp:961]   --->   Operation 40 'extractvalue' 'r_V_ret_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.55ns)   --->   "%call_ret_5 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_5, i2 %r_V_ret_4) nounwind" [long_div3.cpp:961]   --->   Operation 41 'call' 'call_ret_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5 = extractvalue { i4, i2 } %call_ret_5, 0" [long_div3.cpp:961]   --->   Operation 42 'extractvalue' 'q_chunk_V_0_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_ret_5 = extractvalue { i4, i2 } %call_ret_5, 1" [long_div3.cpp:961]   --->   Operation 43 'extractvalue' 'r_V_ret_5' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.10>
ST_4 : Operation 44 [1/1] (3.55ns)   --->   "%call_ret_6 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_6, i2 %r_V_ret_5) nounwind" [long_div3.cpp:961]   --->   Operation 44 'call' 'call_ret_6' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6 = extractvalue { i4, i2 } %call_ret_6, 0" [long_div3.cpp:961]   --->   Operation 45 'extractvalue' 'q_chunk_V_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_ret_6 = extractvalue { i4, i2 } %call_ret_6, 1" [long_div3.cpp:961]   --->   Operation 46 'extractvalue' 'r_V_ret_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.55ns)   --->   "%call_ret_7 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_7, i2 %r_V_ret_6) nounwind" [long_div3.cpp:961]   --->   Operation 47 'call' 'call_ret_7' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7 = extractvalue { i4, i2 } %call_ret_7, 0" [long_div3.cpp:961]   --->   Operation 48 'extractvalue' 'q_chunk_V_0_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_ret_7 = extractvalue { i4, i2 } %call_ret_7, 1" [long_div3.cpp:961]   --->   Operation 49 'extractvalue' 'r_V_ret_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.10>
ST_5 : Operation 50 [1/1] (3.55ns)   --->   "%call_ret_8 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_8, i2 %r_V_ret_7) nounwind" [long_div3.cpp:961]   --->   Operation 50 'call' 'call_ret_8' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8 = extractvalue { i4, i2 } %call_ret_8, 0" [long_div3.cpp:961]   --->   Operation 51 'extractvalue' 'q_chunk_V_0_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_ret_8 = extractvalue { i4, i2 } %call_ret_8, 1" [long_div3.cpp:961]   --->   Operation 52 'extractvalue' 'r_V_ret_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.55ns)   --->   "%call_ret_9 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_9, i2 %r_V_ret_8) nounwind" [long_div3.cpp:961]   --->   Operation 53 'call' 'call_ret_9' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9 = extractvalue { i4, i2 } %call_ret_9, 0" [long_div3.cpp:961]   --->   Operation 54 'extractvalue' 'q_chunk_V_0_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_ret_9 = extractvalue { i4, i2 } %call_ret_9, 1" [long_div3.cpp:961]   --->   Operation 55 'extractvalue' 'r_V_ret_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 56 [1/1] (3.55ns)   --->   "%call_ret_s = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_s_4, i2 %r_V_ret_9) nounwind" [long_div3.cpp:961]   --->   Operation 56 'call' 'call_ret_s' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%q_chunk_V_0_s = extractvalue { i4, i2 } %call_ret_s, 0" [long_div3.cpp:961]   --->   Operation 57 'extractvalue' 'q_chunk_V_0_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_ret_s = extractvalue { i4, i2 } %call_ret_s, 1" [long_div3.cpp:961]   --->   Operation 58 'extractvalue' 'r_V_ret_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.55ns)   --->   "%call_ret_10 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_10, i2 %r_V_ret_s) nounwind" [long_div3.cpp:961]   --->   Operation 59 'call' 'call_ret_10' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10 = extractvalue { i4, i2 } %call_ret_10, 0" [long_div3.cpp:961]   --->   Operation 60 'extractvalue' 'q_chunk_V_0_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret_10 = extractvalue { i4, i2 } %call_ret_10, 1" [long_div3.cpp:961]   --->   Operation 61 'extractvalue' 'r_V_ret_10' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 62 [1/1] (3.55ns)   --->   "%call_ret_11 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_11, i2 %r_V_ret_10) nounwind" [long_div3.cpp:961]   --->   Operation 62 'call' 'call_ret_11' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11 = extractvalue { i4, i2 } %call_ret_11, 0" [long_div3.cpp:961]   --->   Operation 63 'extractvalue' 'q_chunk_V_0_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_ret_11 = extractvalue { i4, i2 } %call_ret_11, 1" [long_div3.cpp:961]   --->   Operation 64 'extractvalue' 'r_V_ret_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.55ns)   --->   "%call_ret_12 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_12, i2 %r_V_ret_11) nounwind" [long_div3.cpp:961]   --->   Operation 65 'call' 'call_ret_12' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12 = extractvalue { i4, i2 } %call_ret_12, 0" [long_div3.cpp:961]   --->   Operation 66 'extractvalue' 'q_chunk_V_0_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_ret_12 = extractvalue { i4, i2 } %call_ret_12, 1" [long_div3.cpp:961]   --->   Operation 67 'extractvalue' 'r_V_ret_12' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !84"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !90"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @long_div3_str) nounwind"   --->   Operation 70 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (3.55ns)   --->   "%call_ret_13 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13, i2 %r_V_ret_12) nounwind" [long_div3.cpp:961]   --->   Operation 71 'call' 'call_ret_13' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_0_13 = extractvalue { i4, i2 } %call_ret_13, 0" [long_div3.cpp:961]   --->   Operation 72 'extractvalue' 'q_chunk_V_0_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret_13 = extractvalue { i4, i2 } %call_ret_13, 1" [long_div3.cpp:961]   --->   Operation 73 'extractvalue' 'r_V_ret_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (3.55ns)   --->   "%call_ret_14 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp, i2 %r_V_ret_13) nounwind" [long_div3.cpp:961]   --->   Operation 74 'call' 'call_ret_14' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%q_chunk_V_0_14 = extractvalue { i4, i2 } %call_ret_14, 0" [long_div3.cpp:961]   --->   Operation 75 'extractvalue' 'q_chunk_V_0_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_12_s = call i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V, i4 %q_chunk_V_0_1, i4 %q_chunk_V_0_2, i4 %q_chunk_V_0_3, i4 %q_chunk_V_0_4, i4 %q_chunk_V_0_5, i4 %q_chunk_V_0_6, i4 %q_chunk_V_0_7, i4 %q_chunk_V_0_8, i4 %q_chunk_V_0_9, i4 %q_chunk_V_0_s, i4 %q_chunk_V_0_10, i4 %q_chunk_V_0_11, i4 %q_chunk_V_0_12, i4 %q_chunk_V_0_13, i4 %q_chunk_V_0_14)" [long_div3.cpp:962]   --->   Operation 76 'bitconcatenate' 'p_Result_12_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "ret i64 %p_Result_12_s" [long_div3.cpp:965]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read        (read          ) [ 000000000]
p_Result_s     (partselect    ) [ 000000000]
call_ret       (call          ) [ 000000000]
q_chunk_V      (extractvalue  ) [ 001111111]
r_V_ret        (extractvalue  ) [ 000000000]
p_Result_1     (partselect    ) [ 000000000]
call_ret_1     (call          ) [ 000000000]
q_chunk_V_0_1  (extractvalue  ) [ 001111111]
r_V_ret_1      (extractvalue  ) [ 001000000]
p_Result_2     (partselect    ) [ 001000000]
p_Result_3     (partselect    ) [ 001000000]
p_Result_4     (partselect    ) [ 001100000]
p_Result_5     (partselect    ) [ 001100000]
p_Result_6     (partselect    ) [ 001110000]
p_Result_7     (partselect    ) [ 001110000]
p_Result_8     (partselect    ) [ 001111000]
p_Result_9     (partselect    ) [ 001111000]
p_Result_s_4   (partselect    ) [ 001111100]
p_Result_10    (partselect    ) [ 001111100]
p_Result_11    (partselect    ) [ 001111110]
p_Result_12    (partselect    ) [ 001111110]
p_Result_13    (partselect    ) [ 001111111]
tmp            (trunc         ) [ 001111111]
call_ret_2     (call          ) [ 000000000]
q_chunk_V_0_2  (extractvalue  ) [ 000111111]
r_V_ret_2      (extractvalue  ) [ 000000000]
call_ret_3     (call          ) [ 000000000]
q_chunk_V_0_3  (extractvalue  ) [ 000111111]
r_V_ret_3      (extractvalue  ) [ 000100000]
call_ret_4     (call          ) [ 000000000]
q_chunk_V_0_4  (extractvalue  ) [ 000011111]
r_V_ret_4      (extractvalue  ) [ 000000000]
call_ret_5     (call          ) [ 000000000]
q_chunk_V_0_5  (extractvalue  ) [ 000011111]
r_V_ret_5      (extractvalue  ) [ 000010000]
call_ret_6     (call          ) [ 000000000]
q_chunk_V_0_6  (extractvalue  ) [ 000001111]
r_V_ret_6      (extractvalue  ) [ 000000000]
call_ret_7     (call          ) [ 000000000]
q_chunk_V_0_7  (extractvalue  ) [ 000001111]
r_V_ret_7      (extractvalue  ) [ 000001000]
call_ret_8     (call          ) [ 000000000]
q_chunk_V_0_8  (extractvalue  ) [ 000000111]
r_V_ret_8      (extractvalue  ) [ 000000000]
call_ret_9     (call          ) [ 000000000]
q_chunk_V_0_9  (extractvalue  ) [ 000000111]
r_V_ret_9      (extractvalue  ) [ 000000100]
call_ret_s     (call          ) [ 000000000]
q_chunk_V_0_s  (extractvalue  ) [ 000000011]
r_V_ret_s      (extractvalue  ) [ 000000000]
call_ret_10    (call          ) [ 000000000]
q_chunk_V_0_10 (extractvalue  ) [ 000000011]
r_V_ret_10     (extractvalue  ) [ 000000010]
call_ret_11    (call          ) [ 000000000]
q_chunk_V_0_11 (extractvalue  ) [ 000000001]
r_V_ret_11     (extractvalue  ) [ 000000000]
call_ret_12    (call          ) [ 000000000]
q_chunk_V_0_12 (extractvalue  ) [ 000000001]
r_V_ret_12     (extractvalue  ) [ 000000001]
StgValue_68    (specbitsmap   ) [ 000000000]
StgValue_69    (specbitsmap   ) [ 000000000]
StgValue_70    (spectopmodule ) [ 000000000]
call_ret_13    (call          ) [ 000000000]
q_chunk_V_0_13 (extractvalue  ) [ 000000000]
r_V_ret_13     (extractvalue  ) [ 000000000]
call_ret_14    (call          ) [ 000000000]
q_chunk_V_0_14 (extractvalue  ) [ 000000000]
p_Result_12_s  (bitconcatenate) [ 000000000]
StgValue_77    (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_div3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="in_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_lut_div3_chunk_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="0" index="2" bw="2" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 call_ret_2/2 call_ret_4/3 call_ret_6/4 call_ret_8/5 call_ret_s/6 call_ret_11/7 call_ret_13/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_lut_div3_chunk_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="0" index="2" bw="2" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1/1 call_ret_3/2 call_ret_5/3 call_ret_7/4 call_ret_9/5 call_ret_10/6 call_ret_12/7 call_ret_14/8 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/1 q_chunk_V_0_2/2 q_chunk_V_0_4/3 q_chunk_V_0_6/4 q_chunk_V_0_8/5 q_chunk_V_0_s/6 q_chunk_V_0_11/7 q_chunk_V_0_13/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret/1 r_V_ret_2/2 r_V_ret_4/3 r_V_ret_6/4 r_V_ret_8/5 r_V_ret_s/6 r_V_ret_11/7 r_V_ret_13/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_1/1 q_chunk_V_0_3/2 q_chunk_V_0_5/3 q_chunk_V_0_7/4 q_chunk_V_0_9/5 q_chunk_V_0_10/6 q_chunk_V_0_12/7 q_chunk_V_0_14/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1/1 r_V_ret_3/2 r_V_ret_5/3 r_V_ret_7/4 r_V_ret_9/5 r_V_ret_10/6 r_V_ret_12/7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_1 r_V_ret_3 r_V_ret_5 r_V_ret_7 r_V_ret_9 r_V_ret_10 r_V_ret_12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Result_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="0" index="3" bw="7" slack="0"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Result_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="7" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Result_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_Result_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="7" slack="0"/>
<pin id="158" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Result_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_5_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Result_6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Result_7_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="7" slack="0"/>
<pin id="198" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_s_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_4/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_10_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_11_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="5" slack="0"/>
<pin id="248" dir="1" index="4" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Result_12_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="5" slack="0"/>
<pin id="258" dir="1" index="4" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_13_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="4" slack="0"/>
<pin id="268" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_12_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="7"/>
<pin id="280" dir="0" index="2" bw="4" slack="7"/>
<pin id="281" dir="0" index="3" bw="4" slack="6"/>
<pin id="282" dir="0" index="4" bw="4" slack="6"/>
<pin id="283" dir="0" index="5" bw="4" slack="5"/>
<pin id="284" dir="0" index="6" bw="4" slack="5"/>
<pin id="285" dir="0" index="7" bw="4" slack="4"/>
<pin id="286" dir="0" index="8" bw="4" slack="4"/>
<pin id="287" dir="0" index="9" bw="4" slack="3"/>
<pin id="288" dir="0" index="10" bw="4" slack="3"/>
<pin id="289" dir="0" index="11" bw="4" slack="2"/>
<pin id="290" dir="0" index="12" bw="4" slack="2"/>
<pin id="291" dir="0" index="13" bw="4" slack="1"/>
<pin id="292" dir="0" index="14" bw="4" slack="1"/>
<pin id="293" dir="0" index="15" bw="4" slack="0"/>
<pin id="294" dir="0" index="16" bw="4" slack="0"/>
<pin id="295" dir="1" index="17" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12_s/8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="q_chunk_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="7"/>
<pin id="301" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="q_chunk_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="q_chunk_V_0_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="7"/>
<pin id="306" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_Result_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_Result_3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_Result_4_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="2"/>
<pin id="321" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_Result_5_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="2"/>
<pin id="326" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_Result_6_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="3"/>
<pin id="331" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_Result_7_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="3"/>
<pin id="336" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_Result_8_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="4"/>
<pin id="341" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_Result_9_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="4"/>
<pin id="346" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_Result_s_4_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="5"/>
<pin id="351" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_s_4 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_Result_10_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="5"/>
<pin id="356" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_Result_11_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="6"/>
<pin id="361" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_Result_12_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="6"/>
<pin id="366" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_Result_13_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="7"/>
<pin id="371" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="7"/>
<pin id="376" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="379" class="1005" name="q_chunk_V_0_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="6"/>
<pin id="381" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="q_chunk_V_0_3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="6"/>
<pin id="386" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="q_chunk_V_0_4_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="5"/>
<pin id="391" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4 "/>
</bind>
</comp>

<comp id="394" class="1005" name="q_chunk_V_0_5_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="5"/>
<pin id="396" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5 "/>
</bind>
</comp>

<comp id="399" class="1005" name="q_chunk_V_0_6_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="4"/>
<pin id="401" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_6 "/>
</bind>
</comp>

<comp id="404" class="1005" name="q_chunk_V_0_7_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="4"/>
<pin id="406" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_7 "/>
</bind>
</comp>

<comp id="409" class="1005" name="q_chunk_V_0_8_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="3"/>
<pin id="411" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_8 "/>
</bind>
</comp>

<comp id="414" class="1005" name="q_chunk_V_0_9_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="3"/>
<pin id="416" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_9 "/>
</bind>
</comp>

<comp id="419" class="1005" name="q_chunk_V_0_s_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="2"/>
<pin id="421" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_s "/>
</bind>
</comp>

<comp id="424" class="1005" name="q_chunk_V_0_10_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="2"/>
<pin id="426" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_10 "/>
</bind>
</comp>

<comp id="429" class="1005" name="q_chunk_V_0_11_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_11 "/>
</bind>
</comp>

<comp id="434" class="1005" name="q_chunk_V_0_12_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="86" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="111"><net_src comp="93" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="93" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="80" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="131"><net_src comp="121" pin="4"/><net_sink comp="86" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="142"><net_src comp="132" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="80" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="80" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="80" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="80" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="80" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="80" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="80" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="80" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="80" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="80" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="80" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="80" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="80" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="297"><net_src comp="99" pin="1"/><net_sink comp="277" pin=15"/></net>

<net id="298"><net_src comp="108" pin="1"/><net_sink comp="277" pin=16"/></net>

<net id="302"><net_src comp="99" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="307"><net_src comp="108" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="312"><net_src comp="143" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="317"><net_src comp="153" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="322"><net_src comp="163" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="327"><net_src comp="173" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="332"><net_src comp="183" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="337"><net_src comp="193" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="342"><net_src comp="203" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="347"><net_src comp="213" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="352"><net_src comp="223" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="357"><net_src comp="233" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="362"><net_src comp="243" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="367"><net_src comp="253" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="372"><net_src comp="263" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="377"><net_src comp="273" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="382"><net_src comp="99" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="387"><net_src comp="108" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="392"><net_src comp="99" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="277" pin=5"/></net>

<net id="397"><net_src comp="108" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="402"><net_src comp="99" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="277" pin=7"/></net>

<net id="407"><net_src comp="108" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="277" pin=8"/></net>

<net id="412"><net_src comp="99" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="277" pin=9"/></net>

<net id="417"><net_src comp="108" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="277" pin=10"/></net>

<net id="422"><net_src comp="99" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="277" pin=11"/></net>

<net id="427"><net_src comp="108" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="277" pin=12"/></net>

<net id="432"><net_src comp="99" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="277" pin=13"/></net>

<net id="437"><net_src comp="108" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="277" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: long_div3 : in_r | {1 }
  - Chain level:
	State 1
		call_ret : 1
		q_chunk_V : 2
		r_V_ret : 2
		call_ret_1 : 3
		q_chunk_V_0_1 : 4
		r_V_ret_1 : 4
	State 2
		q_chunk_V_0_2 : 1
		r_V_ret_2 : 1
		call_ret_3 : 2
		q_chunk_V_0_3 : 3
		r_V_ret_3 : 3
	State 3
		q_chunk_V_0_4 : 1
		r_V_ret_4 : 1
		call_ret_5 : 2
		q_chunk_V_0_5 : 3
		r_V_ret_5 : 3
	State 4
		q_chunk_V_0_6 : 1
		r_V_ret_6 : 1
		call_ret_7 : 2
		q_chunk_V_0_7 : 3
		r_V_ret_7 : 3
	State 5
		q_chunk_V_0_8 : 1
		r_V_ret_8 : 1
		call_ret_9 : 2
		q_chunk_V_0_9 : 3
		r_V_ret_9 : 3
	State 6
		q_chunk_V_0_s : 1
		r_V_ret_s : 1
		call_ret_10 : 2
		q_chunk_V_0_10 : 3
		r_V_ret_10 : 3
	State 7
		q_chunk_V_0_11 : 1
		r_V_ret_11 : 1
		call_ret_12 : 2
		q_chunk_V_0_12 : 3
		r_V_ret_12 : 3
	State 8
		q_chunk_V_0_13 : 1
		r_V_ret_13 : 1
		call_ret_14 : 2
		q_chunk_V_0_14 : 3
		p_Result_12_s : 4
		StgValue_77 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_86 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_93 |    0    |   1638  |
|----------|--------------------------|---------|---------|
|   read   |    in_read_read_fu_80    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         grp_fu_99        |    0    |    0    |
|extractvalue|        grp_fu_103        |    0    |    0    |
|          |        grp_fu_108        |    0    |    0    |
|          |        grp_fu_112        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_121    |    0    |    0    |
|          |     p_Result_1_fu_132    |    0    |    0    |
|          |     p_Result_2_fu_143    |    0    |    0    |
|          |     p_Result_3_fu_153    |    0    |    0    |
|          |     p_Result_4_fu_163    |    0    |    0    |
|          |     p_Result_5_fu_173    |    0    |    0    |
|          |     p_Result_6_fu_183    |    0    |    0    |
|partselect|     p_Result_7_fu_193    |    0    |    0    |
|          |     p_Result_8_fu_203    |    0    |    0    |
|          |     p_Result_9_fu_213    |    0    |    0    |
|          |    p_Result_s_4_fu_223   |    0    |    0    |
|          |    p_Result_10_fu_233    |    0    |    0    |
|          |    p_Result_11_fu_243    |    0    |    0    |
|          |    p_Result_12_fu_253    |    0    |    0    |
|          |    p_Result_13_fu_263    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        tmp_fu_273        |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|   p_Result_12_s_fu_277   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   3276  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  p_Result_10_reg_354 |    4   |
|  p_Result_11_reg_359 |    4   |
|  p_Result_12_reg_364 |    4   |
|  p_Result_13_reg_369 |    4   |
|  p_Result_2_reg_309  |    4   |
|  p_Result_3_reg_314  |    4   |
|  p_Result_4_reg_319  |    4   |
|  p_Result_5_reg_324  |    4   |
|  p_Result_6_reg_329  |    4   |
|  p_Result_7_reg_334  |    4   |
|  p_Result_8_reg_339  |    4   |
|  p_Result_9_reg_344  |    4   |
| p_Result_s_4_reg_349 |    4   |
|q_chunk_V_0_10_reg_424|    4   |
|q_chunk_V_0_11_reg_429|    4   |
|q_chunk_V_0_12_reg_434|    4   |
| q_chunk_V_0_1_reg_304|    4   |
| q_chunk_V_0_2_reg_379|    4   |
| q_chunk_V_0_3_reg_384|    4   |
| q_chunk_V_0_4_reg_389|    4   |
| q_chunk_V_0_5_reg_394|    4   |
| q_chunk_V_0_6_reg_399|    4   |
| q_chunk_V_0_7_reg_404|    4   |
| q_chunk_V_0_8_reg_409|    4   |
| q_chunk_V_0_9_reg_414|    4   |
| q_chunk_V_0_s_reg_419|    4   |
|   q_chunk_V_reg_299  |    4   |
|        reg_116       |    2   |
|      tmp_reg_374     |    4   |
+----------------------+--------+
|         Total        |   114  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_86 |  p1  |   8  |   4  |   32   ||    41   |
| grp_lut_div3_chunk_fu_86 |  p2  |   2  |   2  |    4   ||    9    |
| grp_lut_div3_chunk_fu_93 |  p1  |   8  |   4  |   32   ||    41   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   68   ||  3.835  ||    91   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3276  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   91   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   114  |  3367  |
+-----------+--------+--------+--------+
