# Tiny Tapeout project information
project:
  title:        "TT10_Luke_Clock"      # Project title
  author:       "Luca Pezzarossa"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A VGA based binary clock"      # One line description of what your project does
  language:     "Chisel" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25175000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_luke_clock"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_chisel_template.v"
    - "ChiselTop.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "select time clock source [bit 0] (switch)"
  ui[1]: "select time clock source [bit 1] (switch)"
  ui[2]: "time clock 1Hz"
  ui[3]: "time clock 32768Hz"
  ui[4]: "plus (button)"
  ui[5]: "minus (button)"
  ui[6]: "select mode [bit 0] (switch)"
  ui[7]: "select mode [bit 1] (switch)"

  # Outputs (compatible with TT VGA PMOD)
  uo[0]: "red [bit 1]"
  uo[1]: "green [bit 1]"
  uo[2]: "blue [bit 1]"
  uo[3]: "vsync"
  uo[4]: "red [bit 0]"
  uo[5]: "green [bit 0]"
  uo[6]: "blue [bit 0]"
  uo[7]: "hsync"

  # Bidirectional pins
  uio[0]: "(debug output) tClk"
  uio[1]: "(debug output) cntReg [bit 0]"
  uio[2]: "(debug output) cntReg [bit 1]"
  uio[3]: "(debug output) cntReg [bit 2]"
  uio[4]: "(debug output) cntReg [bit 3]"
  uio[5]: "(debug output) inDisplayArea"
  uio[6]: "(debug output) modeReg [bit 0]"
  uio[7]: "(debug output) modeReg [bit 1]"

# Do not change!
yaml_version: 6
