// Seed: 3509028635
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wire id_5
);
  assign id_1 = 1 * 1 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    output uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    inout supply1 id_10
);
  initial id_1 = 1;
  module_0(
      id_8, id_3, id_7, id_9, id_7, id_1
  );
endmodule
