Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 20:25:03 2019
| Host         : DESKTOP-B6EJO41 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file crucer_control_sets_placed.rpt
| Design       : crucer
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              60 |            9 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+---------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+---------------+---------------------+------------------+----------------+
|  temporal_reg_n_0 |               | reset_IBUF          |                2 |              6 |
|  temporal_reg_n_0 |               | contador[4]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG    |               | reset_IBUF          |                7 |             54 |
+-------------------+---------------+---------------------+------------------+----------------+


