// Routines to let C code use special x86 instructions.

static inline uchar
inb(ushort port)
{
    uchar data;

    asm volatile("in %1,%0" : "=a" (data) : "d" (port));
    return data;
}

static inline void
insl(int port, void *addr, int cnt)
{
    asm volatile("cld; rep insl" :
            "=D" (addr), "=c" (cnt) :
            "d" (port), "0" (addr), "1" (cnt) :
            "memory", "cc");
}

static inline void
outb(ushort port, uchar data)
{
    asm volatile("out %0,%1" : : "a" (data), "d" (port));
}

static inline void
outw(ushort port, ushort data)
{
    asm volatile("out %0,%1" : : "a" (data), "d" (port));
}

static inline void
outsl(int port, const void *addr, int cnt)
{
    asm volatile("cld; rep outsl" :
            "=S" (addr), "=c" (cnt) :
            "d" (port), "0" (addr), "1" (cnt) :
            "cc");
}

static inline void
stosb(void *addr, int data, int cnt)
{
    asm volatile("cld; rep stosb" :
            "=D" (addr), "=c" (cnt) :
            "0" (addr), "1" (cnt), "a" (data) :
            "memory", "cc");
}

static inline void
stosl(void *addr, int data, int cnt)
{
    asm volatile("cld; rep stosl" :
            "=D" (addr), "=c" (cnt) :
            "0" (addr), "1" (cnt), "a" (data) :
            "memory", "cc");
}

static inline void
ltr(ushort sel)
{
    asm volatile("ltr %0" : : "r" (sel));
}

static inline void
loadgs(ushort v)
{
    asm volatile("movw %0, %%gs" : : "r" (v));
}

static inline void
cli(void)
{
    asm volatile("cli");
}

static inline void
sti(void)
{
    asm volatile("sti");
}

static inline uint
xchg(volatile uint *addr, uint newval)
{
    uint result;

    // The + in "+m" denotes a read-modify-write operand.
    asm volatile("lock; xchgl %0, %1" :
            "+m" (*addr), "=a" (result) :
            "1" (newval) :
            "cc");
    return result;
}

//PAGEBREAK!
#ifdef X86_64
// Since bootmain.c also includes this file and must not
// contain any x86-64 code, this section is guarded by this
// X86_64 define (see Makefile for compilation option).

struct segdesc;

static inline void
lgdt(struct segdesc *p, int size)
{
  volatile ushort pd[5];

  pd[0] = size-1;
  pd[1] = (uint64)p;
  pd[2] = (uint64)p >> 16;
  pd[3] = (uint64)p >> 32;
  pd[4] = (uint64)p >> 48;

  asm volatile("lgdt (%0)" : : "r" (pd));
}

struct gatedesc;

static inline void
lidt(struct gatedesc *p, int size)
{
  volatile ushort pd[5];

  pd[0] = size-1;
  pd[1] = (uint64)p;
  pd[2] = (uint64)p >> 16;
  pd[3] = (uint64)p >> 32;
  pd[4] = (uint64)p >> 48;

  asm volatile("lidt (%0)" : : "r" (pd));
}

static inline uint64
rcr2(void)
{
  uint64 val;
  asm volatile("movq %%cr2,%0" : "=r" (val));
  return val;
}

static inline void
lcr3(uint64 val)
{
  asm volatile("movq %0,%%cr3" : : "r" (val));
}

static inline uint64
readrflags(void)
{
  uint64 rflags;
  asm volatile("pushfq; popq %0" : "=r" (rflags));
  return rflags;
}

static inline uint64
rrbp(void)
{
  uint64 val;
  asm volatile("movq %%rbp,%0" : "=r" (val));
  return val;
}
#endif // X86_64

//PAGEBREAK: 36
// Layout of the trap frame built on the stack by the
// hardware and by trapasm.S, and passed to trap().
struct trapframe {
  uint64 rax;
  uint64 rbx;
  uint64 rcx;
  uint64 rdx;
  uint64 rbp;
  uint64 rsi;
  uint64 rdi;
  uint64 r8;
  uint64 r9;
  uint64 r10;
  uint64 r11;
  uint64 r12;
  uint64 r13;
  uint64 r14;
  uint64 r15;

  uint64 trapno;

  // below here defined by x86 hardware
  uint64 err;
  uint64 rip;
  ushort cs;
  uint64 padding1 : 48;
  uint64 rflags;

  // In x86-64, SS and RSP are pushed unconditionally. 
  uint64 rsp;
  ushort ss;
  uint64 padding2 : 48;
} __attribute__((__packed__));

