# MIPS-Project

Implementation of MIPS Processor (Microprocessor without Interlocked Pipeline Stages) in verilog

For documentation: 
[MIPS.pdf](https://github.com/maiabdeltwab/MIPS-Project/files/6137574/MIPS.pdf)
