// Seed: 1785015606
module module_0 (
    output tri0 id_0,
    output supply1 id_1
    , id_11,
    input supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    input supply0 id_9
);
  wire [-1 'b0 : 1  ==  ~  -1] id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd66,
    parameter id_7 = 32'd36
) (
    input tri0 _id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output uwire _id_7,
    input supply1 id_8,
    input tri id_9,
    input wand id_10,
    input wor id_11,
    output tri1 id_12,
    input wire id_13,
    input wor id_14
);
  logic [id_7 : id_0] id_16 = 1;
  assign id_1 = id_13;
  logic [-1 : 1] id_17;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_3,
      id_3,
      id_12,
      id_3,
      id_6,
      id_12,
      id_12,
      id_13
  );
  assign modCall_1.id_9 = 0;
endmodule
