{"Source Block": ["oh/stubs/hdl/fifo_64x16.v@16:26@HdlStmAssign", "   input \t wr_clk;\n   input \t wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n   \nendmodule // fifo_64x16\n\n\n"], "Clone Blocks": [["oh/stubs/hdl/fifo_64x16.v@14:24", "   input \t rd_en;\n   input \t rst;\n   input \t wr_clk;\n   input \t wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n   \nendmodule // fifo_64x16\n"], ["oh/stubs/hdl/fifo_103x32.v@17:27", "   input \t  wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \nendmodule // fifo_103x32\n\n\n\n"], ["oh/stubs/hdl/fifo_103x32.v@14:24", "   input \t  rd_en;\n   input \t  rst;\n   input \t  wr_clk;\n   input \t  wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \nendmodule // fifo_103x32\n"], ["oh/stubs/hdl/fifo_103x16.v@17:27", "   input \t  wr_en;\n   \n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \n   \nendmodule // fifo_103x16\n\n\n"], ["oh/stubs/hdl/fifo_64x16.v@15:25", "   input \t rst;\n   input \t wr_clk;\n   input \t wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n   \nendmodule // fifo_64x16\n\n"], ["oh/stubs/hdl/fifo_64x16.v@17:27", "   input \t wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n   \nendmodule // fifo_64x16\n\n\n\n"], ["oh/stubs/hdl/fifo_103x16.v@16:26", "   input \t  wr_clk;\n   input \t  wr_en;\n   \n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \n   \nendmodule // fifo_103x16\n\n"], ["oh/stubs/hdl/fifo_103x32.v@16:26", "   input \t  wr_clk;\n   input \t  wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \nendmodule // fifo_103x32\n\n\n"], ["oh/stubs/hdl/fifo_103x32.v@15:25", "   input \t  rst;\n   input \t  wr_clk;\n   input \t  wr_en;\n\n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \nendmodule // fifo_103x32\n\n"], ["oh/stubs/hdl/fifo_103x16.v@15:25", "   input \t  rst;\n   input \t  wr_clk;\n   input \t  wr_en;\n   \n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \n   \nendmodule // fifo_103x16\n"], ["oh/stubs/hdl/fifo_103x16.v@14:24", "   input \t  rd_en;\n   input \t  rst;\n   input \t  wr_clk;\n   input \t  wr_en;\n   \n   assign dout = 103'b0;\n   assign empty = 1'b0;\n   assign full = 1'b0;\n   assign prog_full = 1'b0;\n  \n   \n"]], "Diff Content": {"Delete": [[21, "   assign full = 1'b0;\n"]], "Add": [[21, "   assign dout      = 64'b0;\n"], [21, "   assign empty     = 1'b0;\n"], [21, "   assign full      = 1'b0;\n"]]}}