<stg><name>channel_gen</name>


<trans_list>

<trans id="627" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="57" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="57" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="!1"/>
<literal name="TAPS_NUM_5_loc_load" val="!2"/>
<literal name="TAPS_NUM_5_loc_load" val="!3"/>
<literal name="TAPS_NUM_5_loc_load" val="!6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="59" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="59" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="60" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="60" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="62" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="65" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
<literal name="icmp_ln1057_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="66" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="66" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="0"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="0"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="68" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="70" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
<literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="71" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="71" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="0"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="0"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="73" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="75" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="76" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="79" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="81" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="83" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:0 %lhs_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:1 %lhs_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_6_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:2 %lhs_V_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_16_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:3 %lhs_V_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_18_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:4 %lhs_V_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_12_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:5 %lhs_V_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_14_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:6 %x_real_3taps_V_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_2_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:7 %x_real_3taps_V_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_2_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:8 %x_imag_3taps_V_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_2_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:9 %x_imag_3taps_V_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_2_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:10 %lhs_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_8_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:11 %lhs_V_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_10_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:12 %x_real_2taps_V_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_real_2taps_V_1_2_loc"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:13 %x_imag_2taps_V_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_imag_2taps_V_1_2_loc"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:14 %SNR_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="SNR_7_loc"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:15 %DATA_LEN_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:16 %sym_num_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sym_num_2_loc"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:17 %pilot_width_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pilot_width_3_loc"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:18 %CP_length_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="CP_length_4_loc"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:19 %TAPS_NUM_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="TAPS_NUM_5_loc"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:38 %random_num = alloca i64 1

]]></Node>
<StgValue><ssdm name="random_num"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:41 %x_real_6taps_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_real_6taps_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:42 %x_imag_6taps_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_imag_6taps_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:43 %n_6taps_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_6taps_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:44 %x_real_9taps_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_real_9taps_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:45 %x_imag_9taps_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_imag_9taps_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="22" op_0_bw="64">
<![CDATA[
codeRepl:46 %n_9taps_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="n_9taps_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:55 %empty_84 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0">
<![CDATA[
codeRepl:56 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_60_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %TAPS_NUM_5_loc, i32 %CP_length_4_loc, i32 %pilot_width_3_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc, i32 %SNR_7_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0">
<![CDATA[
codeRepl:56 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_60_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %TAPS_NUM_5_loc, i32 %CP_length_4_loc, i32 %pilot_width_3_loc, i32 %sym_num_2_loc, i32 %DATA_LEN_1_loc, i32 %SNR_7_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:60 %pilot_width_3_loc_load = load i32 %pilot_width_3_loc

]]></Node>
<StgValue><ssdm name="pilot_width_3_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:64 %empty_86 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:63 %SNR_7_loc_load = load i32 %SNR_7_loc

]]></Node>
<StgValue><ssdm name="SNR_7_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:65 %conv = sitodp i32 %SNR_7_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:65 %conv = sitodp i32 %SNR_7_loc_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="11" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="10" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="9" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:61 %sym_num_2_loc_load = load i32 %sym_num_2_loc

]]></Node>
<StgValue><ssdm name="sym_num_2_loc_load"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:62 %DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc_load"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="8" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:115 %mul = mul i32 %sym_num_2_loc_load, i32 %DATA_LEN_1_loc_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:116 %div94 = sdiv i32 64, i32 %pilot_width_3_loc_load

]]></Node>
<StgValue><ssdm name="div94"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:117 %empty_87 = trunc i8 %div94

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:118 %div94_cast_cast = sext i8 %empty_87

]]></Node>
<StgValue><ssdm name="div94_cast_cast"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:119 %sub95 = sub i9 64, i9 %div94_cast_cast

]]></Node>
<StgValue><ssdm name="sub95"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
codeRepl:120 %sub95_cast = sext i9 %sub95

]]></Node>
<StgValue><ssdm name="sub95_cast"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="144" st_id="17" stage="7" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="6" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="148" st_id="19" stage="5" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="4" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="3" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="154" st_id="22" stage="2" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="1" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:66 %y_assign = ddiv i64 %conv, i64 10

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="158" st_id="24" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42" op_5_bw="0">
<![CDATA[
codeRepl:67 %tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="160" st_id="25" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42" op_5_bw="0">
<![CDATA[
codeRepl:67 %tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="162" st_id="26" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42" op_5_bw="0">
<![CDATA[
codeRepl:67 %tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="26" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="164" st_id="27" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42" op_5_bw="0">
<![CDATA[
codeRepl:67 %tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="165" st_id="27" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="166" st_id="28" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42" op_5_bw="0">
<![CDATA[
codeRepl:67 %tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="167" st_id="28" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="168" st_id="29" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42" op_5_bw="0">
<![CDATA[
codeRepl:67 %tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="170" st_id="30" stage="10" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="30" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="172" st_id="31" stage="9" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="173" st_id="31" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="174" st_id="32" stage="8" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="176" st_id="33" stage="7" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="178" st_id="34" stage="6" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="179" st_id="34" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="180" st_id="35" stage="5" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="181" st_id="35" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="182" st_id="36" stage="4" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="183" st_id="36" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="184" st_id="37" stage="3" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="186" st_id="38" stage="2" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="187" st_id="38" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="188" st_id="39" stage="1" lat="10">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:68 %tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="189" st_id="39" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="11" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="191" st_id="40" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="192" st_id="41" stage="10" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="193" st_id="41" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="194" st_id="42" stage="9" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="195" st_id="42" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="196" st_id="43" stage="8" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="197" st_id="43" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="198" st_id="44" stage="7" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="199" st_id="44" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="200" st_id="45" stage="6" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="201" st_id="45" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="202" st_id="46" stage="5" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="203" st_id="46" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="204" st_id="47" stage="4" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="205" st_id="47" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="206" st_id="48" stage="3" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="207" st_id="48" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="208" st_id="49" stage="2" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="209" st_id="49" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="210" st_id="50" stage="1" lat="11">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:69 %LD = ddiv i64 1, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="211" st_id="50" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:20 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="213" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty_31, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="216" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="217" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="218" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="220" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty_31, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="224" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="226" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="230" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
codeRepl:39 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @random_num_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %random_num, i22 %random_num

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="231" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %random_num, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:47 %x_real_6taps_V_addr = getelementptr i22 %x_real_6taps_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_real_6taps_V_addr"/></StgValue>
</operation>

<operation id="233" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
codeRepl:48 %store_ln191 = store i22 0, i3 %x_real_6taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="234" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:49 %x_imag_6taps_V_addr = getelementptr i22 %x_imag_6taps_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_imag_6taps_V_addr"/></StgValue>
</operation>

<operation id="235" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
codeRepl:50 %store_ln191 = store i22 0, i3 %x_imag_6taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="236" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:51 %x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_real_9taps_V_addr"/></StgValue>
</operation>

<operation id="237" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="22" op_1_bw="4">
<![CDATA[
codeRepl:52 %store_ln191 = store i22 0, i4 %x_real_9taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:53 %x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_imag_9taps_V_addr"/></StgValue>
</operation>

<operation id="239" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="22" op_1_bw="4">
<![CDATA[
codeRepl:54 %store_ln191 = store i22 0, i4 %x_imag_9taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="240" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:57 %TAPS_NUM_5_loc_load = load i32 %TAPS_NUM_5_loc

]]></Node>
<StgValue><ssdm name="TAPS_NUM_5_loc_load"/></StgValue>
</operation>

<operation id="241" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="32">
<![CDATA[
codeRepl:58 %empty_85 = trunc i32 %TAPS_NUM_5_loc_load

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="242" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:59 %CP_length_4_loc_load = load i32 %CP_length_4_loc

]]></Node>
<StgValue><ssdm name="CP_length_4_loc_load"/></StgValue>
</operation>

<operation id="243" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:70 %ireg = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="244" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="64">
<![CDATA[
codeRepl:71 %trunc_ln564 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="245" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
codeRepl:72 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="246" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:73 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="247" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="11">
<![CDATA[
codeRepl:74 %zext_ln494 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="248" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="64">
<![CDATA[
codeRepl:75 %trunc_ln574 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="249" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
codeRepl:76 %p_Result_65 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="250" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="54" op_0_bw="53">
<![CDATA[
codeRepl:77 %zext_ln578 = zext i53 %p_Result_65

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="251" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
codeRepl:78 %man_V_3 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="252" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
codeRepl:79 %man_V_4 = select i1 %p_Result_64, i54 %man_V_3, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="253" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
codeRepl:80 %icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="254" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:81 %F2 = sub i12 1075, i12 %zext_ln494

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="255" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:82 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="256" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:83 %icmp_ln590 = icmp_sgt  i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="257" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:84 %add_ln590 = add i12 %F2, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="258" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:85 %sub_ln590 = sub i12 15, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="259" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
codeRepl:86 %sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="260" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
codeRepl:87 %sext_ln590 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln590"/></StgValue>
</operation>

<operation id="261" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:88 %icmp_ln591 = icmp_eq  i12 %F2, i12 15

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="262" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="54">
<![CDATA[
codeRepl:89 %sqrt_No_V = trunc i54 %man_V_4

]]></Node>
<StgValue><ssdm name="sqrt_No_V"/></StgValue>
</operation>

<operation id="263" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:90 %icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="264" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:91 %icmp_ln612 = icmp_ult  i12 %sh_amt, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="265" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="32">
<![CDATA[
codeRepl:92 %zext_ln595 = zext i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="266" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
codeRepl:93 %ashr_ln595 = ashr i54 %man_V_4, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="267" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="22" op_0_bw="54">
<![CDATA[
codeRepl:94 %trunc_ln595 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
codeRepl:95 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="269" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
codeRepl:96 %select_ln597 = select i1 %tmp_40, i22 4194303, i22 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="270" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="32">
<![CDATA[
codeRepl:97 %sext_ln590cast = trunc i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="sext_ln590cast"/></StgValue>
</operation>

<operation id="271" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
codeRepl:98 %shl_ln613 = shl i22 %sqrt_No_V, i22 %sext_ln590cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="272" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:99 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="273" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:100 %and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:101 %or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:102 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:103 %and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:104 %and_ln594 = and i1 %and_ln590, i1 %icmp_ln594

]]></Node>
<StgValue><ssdm name="and_ln594"/></StgValue>
</operation>

<operation id="278" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:105 %or_ln590 = or i1 %or_ln591, i1 %icmp_ln590

]]></Node>
<StgValue><ssdm name="or_ln590"/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:106 %xor_ln590 = xor i1 %or_ln590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln590"/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:107 %and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590

]]></Node>
<StgValue><ssdm name="and_ln612"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
codeRepl:108 %select_ln580 = select i1 %icmp_ln580, i22 0, i22 %shl_ln613

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:109 %or_ln580 = or i1 %icmp_ln580, i1 %and_ln612

]]></Node>
<StgValue><ssdm name="or_ln580"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
codeRepl:110 %select_ln580_1 = select i1 %and_ln594, i22 %trunc_ln595, i22 %select_ln597

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="284" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
codeRepl:111 %select_ln580_2 = select i1 %and_ln591, i22 %sqrt_No_V, i22 0

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="285" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
codeRepl:112 %select_ln580_3 = select i1 %or_ln580, i22 %select_ln580, i22 %select_ln580_1

]]></Node>
<StgValue><ssdm name="select_ln580_3"/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:113 %or_ln580_1 = or i1 %or_ln580, i1 %and_ln590

]]></Node>
<StgValue><ssdm name="or_ln580_1"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
codeRepl:114 %sqrt_No_V_1 = select i1 %or_ln580_1, i22 %select_ln580_3, i22 %select_ln580_2

]]></Node>
<StgValue><ssdm name="sqrt_No_V_1"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:121 %div96 = sdiv i32 %mul, i32 %sub95_cast

]]></Node>
<StgValue><ssdm name="div96"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:122 %add = add i32 %CP_length_4_loc_load, i32 64

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="290" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="44" op_0_bw="22">
<![CDATA[
codeRepl:123 %conv7_i2194 = sext i22 %sqrt_No_V_1

]]></Node>
<StgValue><ssdm name="conv7_i2194"/></StgValue>
</operation>

<operation id="291" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32">
<![CDATA[
codeRepl:124 %empty_88 = trunc i32 %TAPS_NUM_5_loc_load

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="292" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:125 %i_V = add i4 %empty_88, i4 15

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:126 %icmp_ln95 = icmp_sgt  i32 %div96, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="294" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:127 %br_ln95 = br i1 %icmp_ln95, void %._crit_edge3896, void %.lr.ph3895

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="295" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph3895:0 %data_temp_i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp_i_V"/></StgValue>
</operation>

<operation id="296" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph3895:1 %data_temp_r_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp_r_V"/></StgValue>
</operation>

<operation id="297" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph3895:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="298" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="63" op_0_bw="32">
<![CDATA[
.lr.ph3895:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="299" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:4 %n_2taps_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_2taps_V_1"/></StgValue>
</operation>

<operation id="300" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:5 %n_2taps_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_3"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:6 %n_3taps_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_3taps_V_2"/></StgValue>
</operation>

<operation id="302" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:7 %n_3taps_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_3taps_V_2_2"/></StgValue>
</operation>

<operation id="303" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:8 %n_3taps_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_3taps_V_2_1"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:9 %conv_i_i_i205_le3926 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:10 %conv_i_i_i131_le3933 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:11 %p_Result_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="307" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:12 %x_real_2taps_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_real_2taps_V_1_1"/></StgValue>
</operation>

<operation id="308" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:13 %p_Result_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="309" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:14 %x_imag_2taps_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_imag_2taps_V_1_1"/></StgValue>
</operation>

<operation id="310" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:15 %p_Result_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="311" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:16 %x_real_3taps_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_1"/></StgValue>
</operation>

<operation id="312" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:17 %x_real_3taps_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_1"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:18 %p_Result_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:19 %x_imag_3taps_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_1"/></StgValue>
</operation>

<operation id="315" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph3895:20 %x_imag_3taps_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_1"/></StgValue>
</operation>

<operation id="316" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph3895:21 %cmp_i_i3313814 = icmp_sgt  i32 %TAPS_NUM_5_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i3313814"/></StgValue>
</operation>

<operation id="317" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="32">
<![CDATA[
.lr.ph3895:22 %div96_cast = zext i32 %div96

]]></Node>
<StgValue><ssdm name="div96_cast"/></StgValue>
</operation>

<operation id="318" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="63" op_0_bw="32">
<![CDATA[
.lr.ph3895:23 %add_cast = zext i32 %add

]]></Node>
<StgValue><ssdm name="add_cast"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph3895:24 %bound = mul i63 %div96_cast, i63 %add_cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3895:25 %store_ln95 = store i22 0, i22 %p_Result_22

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3895:26 %store_ln95 = store i22 0, i22 %p_Result_21

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="322" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3895:27 %store_ln95 = store i22 0, i22 %p_Result_20

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3895:28 %store_ln95 = store i22 0, i22 %p_Result_s

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="324" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3895:29 %store_ln95 = store i22 0, i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="325" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3895:30 %store_ln95 = store i22 0, i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
.lr.ph3895:31 %store_ln95 = store i63 0, i63 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph3895:32 %store_ln95 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3895:33 %br_ln95 = br void %_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:0 %j_2 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:1 %indvar_flatten_load = load i63 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:2 %zext_ln96 = zext i31 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:3 %icmp_ln96 = icmp_slt  i32 %zext_ln96, i32 %add

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:4 %icmp_ln95_1 = icmp_eq  i63 %indvar_flatten_load, i63 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln95_1"/></StgValue>
</operation>

<operation id="334" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:5 %add_ln95 = add i63 %indvar_flatten_load, i63 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="335" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188:6 %br_ln95 = br i1 %icmp_ln95_1, void %._crit_edge3884.loopexit, void %._crit_edge3896.loopexit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="336" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge3884.loopexit:1 %select_ln736 = select i1 %icmp_ln96, i31 %j_2, i31 0

]]></Node>
<StgValue><ssdm name="select_ln736"/></StgValue>
</operation>

<operation id="337" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0">
<![CDATA[
._crit_edge3884.loopexit:4 %call_ln97 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="338" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="icmp_ln95_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3896.loopexit:0 %br_ln0 = br void %._crit_edge3896

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="339" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0">
<![CDATA[
._crit_edge3896:0 %ret_ln221 = ret

]]></Node>
<StgValue><ssdm name="ret_ln221"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="340" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0">
<![CDATA[
._crit_edge3884.loopexit:4 %call_ln97 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="341" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3884.loopexit:5 %tmp_V = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="342" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge3884.loopexit:21 %call_ln99 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="343" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
._crit_edge3884.loopexit:21 %call_ln99 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="344" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge3884.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_2_VITIS_LOOP_96_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="345" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge3884.loopexit:2 %icmp_ln122 = icmp_eq  i31 %select_ln736, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="346" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge3884.loopexit:3 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="347" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="44" op_0_bw="22">
<![CDATA[
._crit_edge3884.loopexit:6 %sext_ln1169 = sext i22 %tmp_V

]]></Node>
<StgValue><ssdm name="sext_ln1169"/></StgValue>
</operation>

<operation id="348" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
._crit_edge3884.loopexit:7 %r_V_24 = mul i44 %sext_ln1169, i44 %conv7_i2194

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="349" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="59" op_0_bw="59" op_1_bw="44" op_2_bw="15">
<![CDATA[
._crit_edge3884.loopexit:8 %t_1_1 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i44.i15, i44 %r_V_24, i15 0

]]></Node>
<StgValue><ssdm name="t_1_1"/></StgValue>
</operation>

<operation id="350" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="119" op_0_bw="59">
<![CDATA[
._crit_edge3884.loopexit:9 %sext_ln1201 = sext i59 %t_1_1

]]></Node>
<StgValue><ssdm name="sext_ln1201"/></StgValue>
</operation>

<operation id="351" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="119" op_0_bw="119" op_1_bw="119">
<![CDATA[
._crit_edge3884.loopexit:10 %mul_ln1201 = mul i119 %sext_ln1201, i119 815255327210987521

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>

<operation id="352" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="119" op_0_bw="119" op_1_bw="119">
<![CDATA[
._crit_edge3884.loopexit:11 %sub_ln1201 = sub i119 0, i119 %mul_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="353" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
._crit_edge3884.loopexit:12 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_24, i32 43

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="354" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="44" op_0_bw="44" op_1_bw="119" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:13 %tmp_42 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %sub_ln1201, i32 75, i32 118

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="355" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="44" op_0_bw="44" op_1_bw="119" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:14 %tmp_43 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %mul_ln1201, i32 75, i32 118

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="356" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
._crit_edge3884.loopexit:15 %select_ln1201 = select i1 %tmp_41, i44 %tmp_42, i44 %tmp_43

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="357" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="37" op_0_bw="44">
<![CDATA[
._crit_edge3884.loopexit:16 %trunc_ln1201 = trunc i44 %select_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln1201"/></StgValue>
</operation>

<operation id="358" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
._crit_edge3884.loopexit:17 %sub_ln1201_1 = sub i37 0, i37 %trunc_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="359" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="22" op_0_bw="22" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:18 %tmp_21 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %sub_ln1201_1, i32 15, i32 36

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="360" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="22" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:19 %tmp_22 = partselect i22 @_ssdm_op_PartSelect.i22.i44.i32.i32, i44 %select_ln1201, i32 15, i32 36

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="361" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3884.loopexit:20 %random_num_value_real_V = select i1 %tmp_41, i22 %tmp_21, i22 %tmp_22

]]></Node>
<StgValue><ssdm name="random_num_value_real_V"/></StgValue>
</operation>

<operation id="362" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3884.loopexit:22 %tmp_V_3 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="363" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="44" op_0_bw="22">
<![CDATA[
._crit_edge3884.loopexit:23 %sext_ln1169_1 = sext i22 %tmp_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1169_1"/></StgValue>
</operation>

<operation id="364" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
._crit_edge3884.loopexit:24 %r_V_26 = mul i44 %sext_ln1169_1, i44 %conv7_i2194

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="59" op_0_bw="59" op_1_bw="44" op_2_bw="15">
<![CDATA[
._crit_edge3884.loopexit:25 %t_1 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i44.i15, i44 %r_V_26, i15 0

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="366" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="119" op_0_bw="59">
<![CDATA[
._crit_edge3884.loopexit:26 %sext_ln1201_1 = sext i59 %t_1

]]></Node>
<StgValue><ssdm name="sext_ln1201_1"/></StgValue>
</operation>

<operation id="367" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="119" op_0_bw="119" op_1_bw="119">
<![CDATA[
._crit_edge3884.loopexit:27 %mul_ln1201_1 = mul i119 %sext_ln1201_1, i119 815255327210987521

]]></Node>
<StgValue><ssdm name="mul_ln1201_1"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="119" op_0_bw="119" op_1_bw="119">
<![CDATA[
._crit_edge3884.loopexit:28 %sub_ln1201_2 = sub i119 0, i119 %mul_ln1201_1

]]></Node>
<StgValue><ssdm name="sub_ln1201_2"/></StgValue>
</operation>

<operation id="369" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
._crit_edge3884.loopexit:29 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_26, i32 43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="370" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="44" op_0_bw="44" op_1_bw="119" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:30 %tmp_45 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %sub_ln1201_2, i32 75, i32 118

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="371" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="44" op_0_bw="44" op_1_bw="119" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:31 %tmp_46 = partselect i44 @_ssdm_op_PartSelect.i44.i119.i32.i32, i119 %mul_ln1201_1, i32 75, i32 118

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="372" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
._crit_edge3884.loopexit:32 %select_ln1201_2 = select i1 %tmp_44, i44 %tmp_45, i44 %tmp_46

]]></Node>
<StgValue><ssdm name="select_ln1201_2"/></StgValue>
</operation>

<operation id="373" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="37" op_0_bw="44">
<![CDATA[
._crit_edge3884.loopexit:33 %trunc_ln1201_1 = trunc i44 %select_ln1201_2

]]></Node>
<StgValue><ssdm name="trunc_ln1201_1"/></StgValue>
</operation>

<operation id="374" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
._crit_edge3884.loopexit:34 %sub_ln1201_3 = sub i37 0, i37 %trunc_ln1201_1

]]></Node>
<StgValue><ssdm name="sub_ln1201_3"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="22" op_0_bw="22" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:35 %tmp_23 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %sub_ln1201_3, i32 15, i32 36

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="22" op_0_bw="22" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3884.loopexit:36 %tmp_24 = partselect i22 @_ssdm_op_PartSelect.i22.i44.i32.i32, i44 %select_ln1201_2, i32 15, i32 36

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge3884.loopexit:37 %random_num_value_imag_V = select i1 %tmp_44, i22 %tmp_23, i22 %tmp_24

]]></Node>
<StgValue><ssdm name="random_num_value_imag_V"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge3884.loopexit:38 %switch_ln102 = switch i32 %TAPS_NUM_5_loc_load, void %.lr.ph.preheader, i32 1, void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041, i32 2, void %.lr.ph3860.preheader, i32 3, void %.lr.ph3844.preheader, i32 6, void %.lr.ph3828.preheader

]]></Node>
<StgValue><ssdm name="switch_ln102"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="22" op_3_bw="22" op_4_bw="0">
<![CDATA[
.lr.ph3828.preheader:0 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_167_10, i4 %i_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="380" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3844.preheader:0 %p_Result_21_load = load i22 %p_Result_21

]]></Node>
<StgValue><ssdm name="p_Result_21_load"/></StgValue>
</operation>

<operation id="381" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="22">
<![CDATA[
.lr.ph3844.preheader:1 %x_real_3taps_V_1_1_load = load i22 %x_real_3taps_V_1_1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_1_load"/></StgValue>
</operation>

<operation id="382" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="22">
<![CDATA[
.lr.ph3844.preheader:2 %x_real_3taps_V_2_1_load = load i22 %x_real_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_1_load"/></StgValue>
</operation>

<operation id="383" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3844.preheader:3 %p_Result_22_load = load i22 %p_Result_22

]]></Node>
<StgValue><ssdm name="p_Result_22_load"/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="22">
<![CDATA[
.lr.ph3844.preheader:4 %x_imag_3taps_V_1_1_load = load i22 %x_imag_3taps_V_1_1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_1_load"/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="22" op_0_bw="22">
<![CDATA[
.lr.ph3844.preheader:5 %x_imag_3taps_V_2_1_load = load i22 %x_imag_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_1_load"/></StgValue>
</operation>

<operation id="386" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="4" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22">
<![CDATA[
.lr.ph3844.preheader:6 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_141_7, i22 %x_imag_3taps_V_2_1_load, i22 %x_imag_3taps_V_1_1_load, i22 %p_Result_22_load, i22 %x_real_3taps_V_2_1_load, i22 %x_real_3taps_V_1_1_load, i22 %p_Result_21_load, i4 %i_V, i22 %x_imag_3taps_V_2_2_loc, i22 %x_imag_3taps_V_1_2_loc, i22 %x_real_3taps_V_2_2_loc, i22 %x_real_3taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="387" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3860.preheader:0 %p_Result_load = load i22 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_load"/></StgValue>
</operation>

<operation id="388" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="22" op_0_bw="22">
<![CDATA[
.lr.ph3860.preheader:1 %x_real_2taps_V_1_1_load = load i22 %x_real_2taps_V_1_1

]]></Node>
<StgValue><ssdm name="x_real_2taps_V_1_1_load"/></StgValue>
</operation>

<operation id="389" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3860.preheader:2 %p_Result_20_load = load i22 %p_Result_20

]]></Node>
<StgValue><ssdm name="p_Result_20_load"/></StgValue>
</operation>

<operation id="390" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="22" op_0_bw="22">
<![CDATA[
.lr.ph3860.preheader:3 %x_imag_2taps_V_1_1_load = load i22 %x_imag_2taps_V_1_1

]]></Node>
<StgValue><ssdm name="x_imag_2taps_V_1_1_load"/></StgValue>
</operation>

<operation id="391" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="4" op_6_bw="22" op_7_bw="22">
<![CDATA[
.lr.ph3860.preheader:4 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_115_4, i22 %x_imag_2taps_V_1_1_load, i22 %p_Result_20_load, i22 %x_real_2taps_V_1_1_load, i22 %p_Result_load, i4 %i_V, i22 %x_imag_2taps_V_1_2_loc, i22 %x_real_2taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="392" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:0 %data_temp_i_V_load = load i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="data_temp_i_V_load"/></StgValue>
</operation>

<operation id="393" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:1 %data_temp_r_V_load = load i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="data_temp_r_V_load"/></StgValue>
</operation>

<operation id="394" st_id="57" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="84" op_0_bw="84" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:2 %empty_89 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="395" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="84">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:3 %tmp_61 = extractvalue i84 %empty_89

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:4 %p_Result_66 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_61, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="397" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="22" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:5 %p_Result_67 = trunc i64 %tmp_61

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:6 %random_temp_r_V = add i22 %p_Result_66, i22 %random_num_value_real_V

]]></Node>
<StgValue><ssdm name="random_temp_r_V"/></StgValue>
</operation>

<operation id="399" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:7 %random_temp_i_V = add i22 %p_Result_67, i22 %random_num_value_imag_V

]]></Node>
<StgValue><ssdm name="random_temp_i_V"/></StgValue>
</operation>

<operation id="400" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:8 %p_Result_68 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load, i22 %random_temp_r_V, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:9 %p_Result_69 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load, i22 %random_temp_i_V, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:10 %p_Result_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_68, i32 %p_Result_69

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="403" st_id="57" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:11 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_70, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:12 %store_ln112 = store i32 %p_Result_68, i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="405" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:13 %store_ln112 = store i32 %p_Result_69, i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="406" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="!1"/>
<literal name="TAPS_NUM_5_loc_load" val="!2"/>
<literal name="TAPS_NUM_5_loc_load" val="!3"/>
<literal name="TAPS_NUM_5_loc_load" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="22" op_3_bw="22" op_4_bw="0">
<![CDATA[
.lr.ph.preheader:0 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_194_13, i4 %i_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="407" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="22" op_3_bw="22" op_4_bw="0">
<![CDATA[
.lr.ph3828.preheader:0 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_167_10, i4 %i_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="408" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="4" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22">
<![CDATA[
.lr.ph3844.preheader:6 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_141_7, i22 %x_imag_3taps_V_2_1_load, i22 %x_imag_3taps_V_1_1_load, i22 %p_Result_22_load, i22 %x_real_3taps_V_2_1_load, i22 %x_real_3taps_V_1_1_load, i22 %p_Result_21_load, i4 %i_V, i22 %x_imag_3taps_V_2_2_loc, i22 %x_imag_3taps_V_1_2_loc, i22 %x_real_3taps_V_2_2_loc, i22 %x_real_3taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="409" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="4" op_6_bw="22" op_7_bw="22">
<![CDATA[
.lr.ph3860.preheader:4 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_115_4, i22 %x_imag_2taps_V_1_1_load, i22 %p_Result_20_load, i22 %x_real_2taps_V_1_1_load, i22 %p_Result_load, i4 %i_V, i22 %x_imag_2taps_V_1_2_loc, i22 %x_real_2taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="410" st_id="59" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="84" op_0_bw="84" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
.lr.ph3828.preheader:1 %empty_96 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="411" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="84">
<![CDATA[
.lr.ph3828.preheader:2 %tmp_65 = extractvalue i84 %empty_96

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="412" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph3828.preheader:3 %p_Result_36 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_65, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="413" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="22" op_1_bw="3" op_2_bw="0">
<![CDATA[
.lr.ph3828.preheader:4 %store_ln340 = store i22 %p_Result_36, i3 %x_real_6taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="414" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="22" op_0_bw="64">
<![CDATA[
.lr.ph3828.preheader:5 %p_Result_37 = trunc i64 %tmp_65

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="415" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="22" op_1_bw="3" op_2_bw="0">
<![CDATA[
.lr.ph3828.preheader:6 %store_ln340 = store i22 %p_Result_37, i3 %x_imag_6taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="416" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3828.preheader:7 %br_ln175 = br i1 %icmp_ln122, void %._crit_edge3829.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="417" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln176 = br i1 %cmp_i_i3313814, void %._crit_edge3834, void %.lr.ph3833.preheader

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="418" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
<literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3833.preheader:0 %br_ln1057 = br void %.lr.ph3833

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>

<operation id="419" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3844.preheader:7 %x_imag_3taps_V_2_2_loc_load = load i22 %x_imag_3taps_V_2_2_loc

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_2_2_loc_load"/></StgValue>
</operation>

<operation id="420" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3844.preheader:8 %x_imag_3taps_V_1_2_loc_load = load i22 %x_imag_3taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="x_imag_3taps_V_1_2_loc_load"/></StgValue>
</operation>

<operation id="421" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3844.preheader:9 %x_real_3taps_V_2_2_loc_load = load i22 %x_real_3taps_V_2_2_loc

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_2_2_loc_load"/></StgValue>
</operation>

<operation id="422" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3844.preheader:10 %x_real_3taps_V_1_2_loc_load = load i22 %x_real_3taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="x_real_3taps_V_1_2_loc_load"/></StgValue>
</operation>

<operation id="423" st_id="59" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="84" op_0_bw="84" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
.lr.ph3844.preheader:11 %empty_95 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="424" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="84">
<![CDATA[
.lr.ph3844.preheader:12 %tmp_64 = extractvalue i84 %empty_95

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="425" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph3844.preheader:13 %p_Result_34 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_64, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="426" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="22" op_0_bw="64">
<![CDATA[
.lr.ph3844.preheader:14 %p_Result_35 = trunc i64 %tmp_64

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="427" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph3844.preheader:15 %and_ln148 = and i1 %cmp_i_i3313814, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="and_ln148"/></StgValue>
</operation>

<operation id="428" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3844.preheader:16 %br_ln148 = br i1 %and_ln148, void %._crit_edge3845.loopexit._crit_edge, void %.lr.ph3849.preheader

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="429" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
<literal name="and_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3849.preheader:0 %br_ln1057 = br void %.lr.ph3849

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>

<operation id="430" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3860.preheader:5 %x_imag_2taps_V_1_2_loc_load = load i22 %x_imag_2taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="x_imag_2taps_V_1_2_loc_load"/></StgValue>
</operation>

<operation id="431" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3860.preheader:6 %x_real_2taps_V_1_2_loc_load = load i22 %x_real_2taps_V_1_2_loc

]]></Node>
<StgValue><ssdm name="x_real_2taps_V_1_2_loc_load"/></StgValue>
</operation>

<operation id="432" st_id="59" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="84" op_0_bw="84" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
.lr.ph3860.preheader:7 %empty_94 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="433" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="84">
<![CDATA[
.lr.ph3860.preheader:8 %tmp_63 = extractvalue i84 %empty_94

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="434" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph3860.preheader:9 %p_Result_32 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_63, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="435" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="22" op_0_bw="64">
<![CDATA[
.lr.ph3860.preheader:10 %p_Result_33 = trunc i64 %tmp_63

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="436" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph3860.preheader:11 %and_ln122 = and i1 %cmp_i_i3313814, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="437" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3860.preheader:12 %br_ln122 = br i1 %and_ln122, void %._crit_edge3861.loopexit._crit_edge, void %.lr.ph3865.preheader

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="438" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
<literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3865.preheader:0 %br_ln1057 = br void %.lr.ph3865

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="439" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph3833:0 %i_V_14 = phi i3 %add_ln870_2, void %.split54, i3 0, void %.lr.ph3833.preheader

]]></Node>
<StgValue><ssdm name="i_V_14"/></StgValue>
</operation>

<operation id="440" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="3">
<![CDATA[
.lr.ph3833:1 %zext_ln1057_1 = zext i3 %i_V_14

]]></Node>
<StgValue><ssdm name="zext_ln1057_1"/></StgValue>
</operation>

<operation id="441" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph3833:2 %icmp_ln1057_3 = icmp_eq  i3 %i_V_14, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln1057_3"/></StgValue>
</operation>

<operation id="442" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph3833:3 %empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="443" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph3833:4 %add_ln870_2 = add i3 %i_V_14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln870_2"/></StgValue>
</operation>

<operation id="444" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3833:5 %br_ln176 = br i1 %icmp_ln1057_3, void %.split54, void %._crit_edge3834.loopexit

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="445" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split54:1 %call_ln177 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="446" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3834.loopexit:0 %br_ln0 = br void %._crit_edge3834

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="447" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln1057_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="cmp_i_i3313814" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3834:0 %br_ln180 = br void %._crit_edge3829.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="448" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_3" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="0"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3829.loopexit._crit_edge:0 %br_ln181 = br i1 %cmp_i_i3313814, void %._crit_edge3839, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="449" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:0 %conv_i_i_i205_le3926_load_5 = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load_5"/></StgValue>
</operation>

<operation id="450" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:1 %conv_i_i_i131_le3933_load_5 = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load_5"/></StgValue>
</operation>

<operation id="451" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="15" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:2 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_181_12, i22 %conv_i_i_i131_le3933_load_5, i22 %conv_i_i_i205_le3926_load_5, i22 %n_6taps_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V, i22 %lhs_V_18_loc, i22 %lhs_V_16_loc, i15 %weight_6taps

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="452" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split54:1 %call_ln177 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="453" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split54:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="454" st_id="62" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split54:2 %tmp_57 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="455" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split54:3 %n_6taps_V_addr = getelementptr i22 %n_6taps_V, i64 0, i64 %zext_ln1057_1

]]></Node>
<StgValue><ssdm name="n_6taps_V_addr"/></StgValue>
</operation>

<operation id="456" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
.split54:4 %store_ln178 = store i22 %tmp_57, i3 %n_6taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="457" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.split54:5 %br_ln0 = br void %.lr.ph3833

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="458" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="15" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:2 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_181_12, i22 %conv_i_i_i131_le3933_load_5, i22 %conv_i_i_i205_le3926_load_5, i22 %n_6taps_V, i22 %x_real_6taps_V, i22 %x_imag_6taps_V, i22 %lhs_V_18_loc, i22 %lhs_V_16_loc, i15 %weight_6taps

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="459" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:3 %lhs_V_18_loc_load = load i22 %lhs_V_18_loc

]]></Node>
<StgValue><ssdm name="lhs_V_18_loc_load"/></StgValue>
</operation>

<operation id="460" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:4 %lhs_V_16_loc_load = load i22 %lhs_V_16_loc

]]></Node>
<StgValue><ssdm name="lhs_V_16_loc_load"/></StgValue>
</operation>

<operation id="461" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:5 %store_ln0 = store i22 %lhs_V_18_loc_load, i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="462" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:6 %store_ln0 = store i22 %lhs_V_16_loc_load, i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="463" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.preheader:7 %br_ln0 = br void %._crit_edge3839

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="464" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3839:0 %data_temp_i_V_load_4 = load i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="data_temp_i_V_load_4"/></StgValue>
</operation>

<operation id="465" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3839:1 %data_temp_r_V_load_4 = load i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="data_temp_r_V_load_4"/></StgValue>
</operation>

<operation id="466" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3839:2 %conv_i_i_i205_le3926_load_6 = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load_6"/></StgValue>
</operation>

<operation id="467" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3839:3 %conv_i_i_i131_le3933_load_6 = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load_6"/></StgValue>
</operation>

<operation id="468" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge3839:4 %random_temp_r_V_3 = add i22 %conv_i_i_i205_le3926_load_6, i22 %random_num_value_real_V

]]></Node>
<StgValue><ssdm name="random_temp_r_V_3"/></StgValue>
</operation>

<operation id="469" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge3839:5 %random_temp_i_V_3 = add i22 %conv_i_i_i131_le3933_load_6, i22 %random_num_value_imag_V

]]></Node>
<StgValue><ssdm name="random_temp_i_V_3"/></StgValue>
</operation>

<operation id="470" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge3839:6 %p_Result_77 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_4, i22 %random_temp_r_V_3, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="471" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge3839:7 %p_Result_78 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_4, i22 %random_temp_i_V_3, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="472" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3839:8 %p_Result_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_77, i32 %p_Result_78

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="473" st_id="64" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge3839:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_79, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="474" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge3839:10 %store_ln191 = store i32 %p_Result_77, i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="475" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge3839:11 %store_ln191 = store i32 %p_Result_78, i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="476" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge3839:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_79, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="477" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3839:12 %br_ln191 = br void

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="478" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge3855:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_76, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="479" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3855:18 %br_ln164 = br void

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="480" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge3871:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_73, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="481" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3871:16 %br_ln138 = br void

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="482" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="!1"/>
<literal name="TAPS_NUM_5_loc_load" val="!2"/>
<literal name="TAPS_NUM_5_loc_load" val="!3"/>
<literal name="TAPS_NUM_5_loc_load" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph3822:12 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_82, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="483" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="TAPS_NUM_5_loc_load" val="!1"/>
<literal name="TAPS_NUM_5_loc_load" val="!2"/>
<literal name="TAPS_NUM_5_loc_load" val="!3"/>
<literal name="TAPS_NUM_5_loc_load" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3822:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="484" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0 %j_3 = add i31 %select_ln736, i31 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="485" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln95 = store i63 %add_ln95, i63 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="486" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln96 = store i31 %j_3, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="487" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void %_ZNK13ap_fixed_baseILi44ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi7ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit2188

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="488" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph3849:0 %i_V_19 = phi i2 %add_ln870_1, void %.split60127, i2 0, void %.lr.ph3849.preheader

]]></Node>
<StgValue><ssdm name="i_V_19"/></StgValue>
</operation>

<operation id="489" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph3849:1 %icmp_ln1057_2 = icmp_eq  i2 %i_V_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1057_2"/></StgValue>
</operation>

<operation id="490" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph3849:2 %empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="491" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph3849:3 %add_ln870_1 = add i2 %i_V_19, i2 1

]]></Node>
<StgValue><ssdm name="add_ln870_1"/></StgValue>
</operation>

<operation id="492" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3849:4 %br_ln149 = br i1 %icmp_ln1057_2, void %.split60, void %._crit_edge3845.loopexit._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="493" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
<literal name="icmp_ln1057_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split60:1 %call_ln150 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>

<operation id="494" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln148" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3845.loopexit._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge3845.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="495" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3845.loopexit._crit_edge:0 %br_ln154 = br i1 %cmp_i_i3313814, void %._crit_edge3855, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="22" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:0 %n_3taps_V_2_load = load i22 %n_3taps_V_2

]]></Node>
<StgValue><ssdm name="n_3taps_V_2_load"/></StgValue>
</operation>

<operation id="497" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="22" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:1 %n_3taps_V_2_2_load = load i22 %n_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="n_3taps_V_2_2_load"/></StgValue>
</operation>

<operation id="498" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="22" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:2 %n_3taps_V_2_1_load = load i22 %n_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="n_3taps_V_2_1_load"/></StgValue>
</operation>

<operation id="499" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:3 %conv_i_i_i205_le3926_load_3 = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load_3"/></StgValue>
</operation>

<operation id="500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:4 %conv_i_i_i131_le3933_load_3 = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load_3"/></StgValue>
</operation>

<operation id="501" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_2" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:5 %call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_154_9, i22 %conv_i_i_i131_le3933_load_3, i22 %conv_i_i_i205_le3926_load_3, i22 %n_3taps_V_2_load, i22 %n_3taps_V_2_2_load, i22 %n_3taps_V_2_1_load, i22 %p_Result_34, i22 %x_real_3taps_V_1_2_loc_load, i22 %x_real_3taps_V_2_2_loc_load, i22 %p_Result_35, i22 %x_imag_3taps_V_1_2_loc_load, i22 %x_imag_3taps_V_2_2_loc_load, i22 %lhs_V_14_loc, i22 %lhs_V_12_loc

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="502" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split60:1 %call_ln150 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln150"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="503" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split60:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="504" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split60:2 %n_3taps_V_0 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num

]]></Node>
<StgValue><ssdm name="n_3taps_V_0"/></StgValue>
</operation>

<operation id="505" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split60:3 %switch_ln151 = switch i2 %i_V_19, void %branch26, i2 0, void %.split60..split60127_crit_edge, i2 1, void %branch25

]]></Node>
<StgValue><ssdm name="switch_ln151"/></StgValue>
</operation>

<operation id="506" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_V_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch25:0 %store_ln151 = store i22 %n_3taps_V_0, i22 %n_3taps_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="507" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_V_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln151 = br void %.split60127

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="508" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_V_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split60..split60127_crit_edge:0 %store_ln151 = store i22 %n_3taps_V_0, i22 %n_3taps_V_2

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="509" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_V_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.split60..split60127_crit_edge:1 %br_ln151 = br void %.split60127

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="510" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_V_19" val="!0"/>
<literal name="i_V_19" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch26:0 %store_ln151 = store i22 %n_3taps_V_0, i22 %n_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="511" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_V_19" val="!0"/>
<literal name="i_V_19" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln151 = br void %.split60127

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="512" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.split60127:0 %br_ln0 = br void %.lr.ph3849

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="513" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:5 %call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_154_9, i22 %conv_i_i_i131_le3933_load_3, i22 %conv_i_i_i205_le3926_load_3, i22 %n_3taps_V_2_load, i22 %n_3taps_V_2_2_load, i22 %n_3taps_V_2_1_load, i22 %p_Result_34, i22 %x_real_3taps_V_1_2_loc_load, i22 %x_real_3taps_V_2_2_loc_load, i22 %p_Result_35, i22 %x_imag_3taps_V_1_2_loc_load, i22 %x_imag_3taps_V_2_2_loc_load, i22 %lhs_V_14_loc, i22 %lhs_V_12_loc

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="514" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:6 %lhs_V_14_loc_load = load i22 %lhs_V_14_loc

]]></Node>
<StgValue><ssdm name="lhs_V_14_loc_load"/></StgValue>
</operation>

<operation id="515" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:7 %lhs_V_12_loc_load = load i22 %lhs_V_12_loc

]]></Node>
<StgValue><ssdm name="lhs_V_12_loc_load"/></StgValue>
</operation>

<operation id="516" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:8 %store_ln0 = store i22 %lhs_V_14_loc_load, i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="517" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:9 %store_ln0 = store i22 %lhs_V_12_loc_load, i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="518" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.preheader:10 %br_ln0 = br void %._crit_edge3855

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="519" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3855:0 %data_temp_i_V_load_3 = load i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="data_temp_i_V_load_3"/></StgValue>
</operation>

<operation id="520" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3855:1 %data_temp_r_V_load_3 = load i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="data_temp_r_V_load_3"/></StgValue>
</operation>

<operation id="521" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3855:2 %conv_i_i_i205_le3926_load_4 = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load_4"/></StgValue>
</operation>

<operation id="522" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3855:3 %conv_i_i_i131_le3933_load_4 = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load_4"/></StgValue>
</operation>

<operation id="523" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge3855:4 %random_temp_r_V_2 = add i22 %conv_i_i_i205_le3926_load_4, i22 %random_num_value_real_V

]]></Node>
<StgValue><ssdm name="random_temp_r_V_2"/></StgValue>
</operation>

<operation id="524" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge3855:5 %random_temp_i_V_2 = add i22 %conv_i_i_i131_le3933_load_4, i22 %random_num_value_imag_V

]]></Node>
<StgValue><ssdm name="random_temp_i_V_2"/></StgValue>
</operation>

<operation id="525" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge3855:6 %p_Result_74 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_3, i22 %random_temp_r_V_2, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="526" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge3855:7 %p_Result_75 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_3, i22 %random_temp_i_V_2, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="527" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3855:8 %p_Result_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_74, i32 %p_Result_75

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="528" st_id="70" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge3855:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_76, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="529" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
._crit_edge3855:10 %store_ln164 = store i22 %x_imag_3taps_V_2_2_loc_load, i22 %x_imag_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="530" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
._crit_edge3855:11 %store_ln164 = store i22 %x_imag_3taps_V_1_2_loc_load, i22 %x_imag_3taps_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="531" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3855:12 %store_ln164 = store i22 %p_Result_35, i22 %p_Result_22

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="532" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
._crit_edge3855:13 %store_ln164 = store i22 %x_real_3taps_V_2_2_loc_load, i22 %x_real_3taps_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="533" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
._crit_edge3855:14 %store_ln164 = store i22 %x_real_3taps_V_1_2_loc_load, i22 %x_real_3taps_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="534" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3855:15 %store_ln164 = store i22 %p_Result_34, i22 %p_Result_21

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="535" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge3855:16 %store_ln164 = store i32 %p_Result_74, i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="536" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge3855:17 %store_ln164 = store i32 %p_Result_75, i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="537" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph3865:0 %i_V_11 = phi i2 %add_ln870, void %.split66, i2 0, void %.lr.ph3865.preheader

]]></Node>
<StgValue><ssdm name="i_V_11"/></StgValue>
</operation>

<operation id="538" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph3865:1 %icmp_ln1057_1 = icmp_eq  i2 %i_V_11, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1057_1"/></StgValue>
</operation>

<operation id="539" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph3865:2 %empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="540" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph3865:3 %add_ln870 = add i2 %i_V_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="541" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3865:4 %br_ln123 = br i1 %icmp_ln1057_1, void %.split66, void %._crit_edge3861.loopexit._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="542" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
<literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split66:3 %call_ln124 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>

<operation id="543" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
<literal name="icmp_ln1057_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="2">
<![CDATA[
.split66:5 %trunc_ln125 = trunc i2 %i_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="544" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3861.loopexit._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge3861.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="545" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3861.loopexit._crit_edge:0 %br_ln128 = br i1 %cmp_i_i3313814, void %._crit_edge3871, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="546" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="22" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:0 %n_2taps_V_1_load_1 = load i22 %n_2taps_V_1

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_load_1"/></StgValue>
</operation>

<operation id="547" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="22" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:1 %n_2taps_V_1_3_load_1 = load i22 %n_2taps_V_1_3

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_3_load_1"/></StgValue>
</operation>

<operation id="548" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:2 %conv_i_i_i205_le3926_load_1 = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load_1"/></StgValue>
</operation>

<operation id="549" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:3 %conv_i_i_i131_le3933_load_1 = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load_1"/></StgValue>
</operation>

<operation id="550" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="icmp_ln1057_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
<literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:4 %call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_128_6, i22 %conv_i_i_i131_le3933_load_1, i22 %conv_i_i_i205_le3926_load_1, i22 %n_2taps_V_1_3_load_1, i22 %n_2taps_V_1_load_1, i22 %x_real_2taps_V_1_2_loc_load, i22 %p_Result_32, i22 %x_imag_2taps_V_1_2_loc_load, i22 %p_Result_33, i22 %lhs_V_10_loc, i22 %lhs_V_8_loc

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="551" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split66:3 %call_ln124 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="552" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="22">
<![CDATA[
.split66:0 %n_2taps_V_1_load = load i22 %n_2taps_V_1

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_load"/></StgValue>
</operation>

<operation id="553" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="22" op_0_bw="22">
<![CDATA[
.split66:1 %n_2taps_V_1_3_load = load i22 %n_2taps_V_1_3

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_3_load"/></StgValue>
</operation>

<operation id="554" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:2 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="555" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split66:4 %tmp_62 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="556" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.split66:6 %n_2taps_V_1_5 = select i1 %trunc_ln125, i22 %tmp_62, i22 %n_2taps_V_1_3_load

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_5"/></StgValue>
</operation>

<operation id="557" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.split66:7 %n_2taps_V_1_6 = select i1 %trunc_ln125, i22 %n_2taps_V_1_load, i22 %tmp_62

]]></Node>
<StgValue><ssdm name="n_2taps_V_1_6"/></StgValue>
</operation>

<operation id="558" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
.split66:8 %store_ln125 = store i22 %n_2taps_V_1_5, i22 %n_2taps_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="559" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
.split66:9 %store_ln125 = store i22 %n_2taps_V_1_6, i22 %n_2taps_V_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="560" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
.split66:10 %br_ln0 = br void %.lr.ph3865

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="561" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:4 %call_ln340 = call void @channel_gen_Pipeline_VITIS_LOOP_128_6, i22 %conv_i_i_i131_le3933_load_1, i22 %conv_i_i_i205_le3926_load_1, i22 %n_2taps_V_1_3_load_1, i22 %n_2taps_V_1_load_1, i22 %x_real_2taps_V_1_2_loc_load, i22 %p_Result_32, i22 %x_imag_2taps_V_1_2_loc_load, i22 %p_Result_33, i22 %lhs_V_10_loc, i22 %lhs_V_8_loc

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="562" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:5 %lhs_V_10_loc_load = load i22 %lhs_V_10_loc

]]></Node>
<StgValue><ssdm name="lhs_V_10_loc_load"/></StgValue>
</operation>

<operation id="563" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:6 %lhs_V_8_loc_load = load i22 %lhs_V_8_loc

]]></Node>
<StgValue><ssdm name="lhs_V_8_loc_load"/></StgValue>
</operation>

<operation id="564" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:7 %store_ln0 = store i22 %lhs_V_10_loc_load, i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="565" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:8 %store_ln0 = store i22 %lhs_V_8_loc_load, i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="566" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3313814" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.preheader:9 %br_ln0 = br void %._crit_edge3871

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="567" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3871:0 %data_temp_i_V_load_2 = load i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="data_temp_i_V_load_2"/></StgValue>
</operation>

<operation id="568" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge3871:1 %data_temp_r_V_load_2 = load i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="data_temp_r_V_load_2"/></StgValue>
</operation>

<operation id="569" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3871:2 %conv_i_i_i205_le3926_load_2 = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load_2"/></StgValue>
</operation>

<operation id="570" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3871:3 %conv_i_i_i131_le3933_load_2 = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load_2"/></StgValue>
</operation>

<operation id="571" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge3871:4 %random_temp_r_V_1 = add i22 %conv_i_i_i205_le3926_load_2, i22 %random_num_value_real_V

]]></Node>
<StgValue><ssdm name="random_temp_r_V_1"/></StgValue>
</operation>

<operation id="572" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge3871:5 %random_temp_i_V_1 = add i22 %conv_i_i_i131_le3933_load_2, i22 %random_num_value_imag_V

]]></Node>
<StgValue><ssdm name="random_temp_i_V_1"/></StgValue>
</operation>

<operation id="573" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge3871:6 %p_Result_71 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_2, i22 %random_temp_r_V_1, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="574" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge3871:7 %p_Result_72 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_2, i22 %random_temp_i_V_1, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="575" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3871:8 %p_Result_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_71, i32 %p_Result_72

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="576" st_id="75" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge3871:9 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_73, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="577" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
._crit_edge3871:10 %store_ln138 = store i22 %x_imag_2taps_V_1_2_loc_load, i22 %x_imag_2taps_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="578" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3871:11 %store_ln138 = store i22 %p_Result_33, i22 %p_Result_20

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="579" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0">
<![CDATA[
._crit_edge3871:12 %store_ln138 = store i22 %x_real_2taps_V_1_2_loc_load, i22 %x_real_2taps_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="580" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3871:13 %store_ln138 = store i22 %p_Result_32, i22 %p_Result_s

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="581" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge3871:14 %store_ln138 = store i32 %p_Result_71, i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="582" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge3871:15 %store_ln138 = store i32 %p_Result_72, i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="583" st_id="76" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:11 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_70, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="584" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i2041:14 %br_ln112 = br void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="585" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="22" op_3_bw="22" op_4_bw="0">
<![CDATA[
.lr.ph.preheader:0 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_194_13, i4 %i_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="586" st_id="78" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="84" op_0_bw="84" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
.lr.ph.preheader:1 %empty_97 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="587" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="84">
<![CDATA[
.lr.ph.preheader:2 %tmp_66 = extractvalue i84 %empty_97

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="588" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.preheader:3 %p_Result_23 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_66, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="589" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="22" op_1_bw="4" op_2_bw="0">
<![CDATA[
.lr.ph.preheader:4 %store_ln340 = store i22 %p_Result_23, i4 %x_real_9taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="590" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="22" op_0_bw="64">
<![CDATA[
.lr.ph.preheader:5 %p_Result_24 = trunc i64 %tmp_66

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="591" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="22" op_1_bw="4" op_2_bw="0">
<![CDATA[
.lr.ph.preheader:6 %store_ln340 = store i22 %p_Result_24, i4 %x_imag_9taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="592" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.preheader:7 %br_ln201 = br i1 %icmp_ln122, void %.lr.ph3822, void %.lr.ph3817.preheader

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="593" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3817.preheader:0 %br_ln1057 = br void %.lr.ph3817

]]></Node>
<StgValue><ssdm name="br_ln1057"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="594" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph3817:0 %i_V_9 = phi i4 %i_V_18, void %.split72, i4 0, void %.lr.ph3817.preheader

]]></Node>
<StgValue><ssdm name="i_V_9"/></StgValue>
</operation>

<operation id="595" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
.lr.ph3817:1 %zext_ln1057 = zext i4 %i_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="596" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph3817:2 %icmp_ln1057 = icmp_slt  i32 %zext_ln1057, i32 %TAPS_NUM_5_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="597" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph3817:3 %empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="598" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph3817:4 %i_V_18 = add i4 %i_V_9, i4 1

]]></Node>
<StgValue><ssdm name="i_V_18"/></StgValue>
</operation>

<operation id="599" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph3817:5 %br_ln202 = br i1 %icmp_ln1057, void %.lr.ph3822.loopexit, void %.split72

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="600" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split72:1 %call_ln203 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln203"/></StgValue>
</operation>

<operation id="601" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph3822.loopexit:0 %br_ln0 = br void %.lr.ph3822

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="602" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3822:2 %conv_i_i_i205_le3926_load = load i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="conv_i_i_i205_le3926_load"/></StgValue>
</operation>

<operation id="603" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3822:3 %conv_i_i_i131_le3933_load = load i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="conv_i_i_i131_le3933_load"/></StgValue>
</operation>

<operation id="604" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="31" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="15" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.lr.ph3822:4 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_207_15, i22 %conv_i_i_i131_le3933_load, i22 %conv_i_i_i205_le3926_load, i31 %empty_85, i22 %n_9taps_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V, i22 %lhs_V_6_loc, i22 %lhs_V_loc, i15 %weight_9taps

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="605" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="10" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split72:1 %call_ln203 = call void @rand, i22 %random_num, i1 %t, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln203"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="606" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split72:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="607" st_id="81" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split72:2 %tmp_53 = read i22 @_ssdm_op_Read.ap_fifo.volatile.i22P0A, i22 %random_num

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="608" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="4">
<![CDATA[
.split72:3 %zext_ln573 = zext i4 %i_V_9

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="609" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split72:4 %n_9taps_V_addr = getelementptr i22 %n_9taps_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="n_9taps_V_addr"/></StgValue>
</operation>

<operation id="610" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="22" op_1_bw="4">
<![CDATA[
.split72:5 %store_ln204 = store i22 %tmp_53, i4 %n_9taps_V_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="611" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.split72:6 %br_ln0 = br void %.lr.ph3817

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="612" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="31" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="15" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.lr.ph3822:4 %call_ln0 = call void @channel_gen_Pipeline_VITIS_LOOP_207_15, i22 %conv_i_i_i131_le3933_load, i22 %conv_i_i_i205_le3926_load, i31 %empty_85, i22 %n_9taps_V, i22 %x_real_9taps_V, i22 %x_imag_9taps_V, i22 %lhs_V_6_loc, i22 %lhs_V_loc, i15 %weight_9taps

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="613" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph3822:0 %data_temp_i_V_load_1 = load i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="data_temp_i_V_load_1"/></StgValue>
</operation>

<operation id="614" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph3822:1 %data_temp_r_V_load_1 = load i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="data_temp_r_V_load_1"/></StgValue>
</operation>

<operation id="615" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3822:5 %lhs_V_6_loc_load = load i22 %lhs_V_6_loc

]]></Node>
<StgValue><ssdm name="lhs_V_6_loc_load"/></StgValue>
</operation>

<operation id="616" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
.lr.ph3822:6 %lhs_V_loc_load = load i22 %lhs_V_loc

]]></Node>
<StgValue><ssdm name="lhs_V_loc_load"/></StgValue>
</operation>

<operation id="617" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3822:7 %random_temp_r_V_4 = add i22 %lhs_V_loc_load, i22 %random_num_value_real_V

]]></Node>
<StgValue><ssdm name="random_temp_r_V_4"/></StgValue>
</operation>

<operation id="618" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.lr.ph3822:8 %random_temp_i_V_4 = add i22 %lhs_V_6_loc_load, i22 %random_num_value_imag_V

]]></Node>
<StgValue><ssdm name="random_temp_i_V_4"/></StgValue>
</operation>

<operation id="619" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
.lr.ph3822:9 %p_Result_80 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_r_V_load_1, i22 %random_temp_r_V_4, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="620" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="22" op_3_bw="32" op_4_bw="32">
<![CDATA[
.lr.ph3822:10 %p_Result_81 = partset i32 @llvm.part.set.i32.i22, i32 %data_temp_i_V_load_1, i22 %random_temp_i_V_4, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="621" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph3822:11 %p_Result_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_80, i32 %p_Result_81

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="622" st_id="83" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph3822:12 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_82, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="623" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph3822:13 %store_ln0 = store i22 %lhs_V_6_loc_load, i22 %conv_i_i_i131_le3933

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="624" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph3822:14 %store_ln0 = store i22 %lhs_V_loc_load, i22 %conv_i_i_i205_le3926

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="625" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.lr.ph3822:15 %store_ln414 = store i32 %p_Result_80, i32 %data_temp_r_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="626" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.lr.ph3822:16 %store_ln414 = store i32 %p_Result_81, i32 %data_temp_i_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
