Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 14 04:30:16 2022
| Host         : tolgaizdas-cs running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file receiver_control_sets_placed.rpt
| Design       : receiver
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           22 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              27 |           10 |
| Yes          | No                    | No                     |             171 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |   Enable Signal   |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------+------------------------------------+------------------+----------------+
|  k/sonuc_ondalik1_reg[0]_i_2__1_n_0 |                   | k/sonuc_ondalik1_reg[0]_i_3__1_n_0 |                1 |              1 |
|  k/E[0]                             |                   | k/sonuc_ondalik1_reg[0]_i_3__1_n_0 |                1 |              1 |
|  k/E[0]                             |                   | k/sonuc_ondalik2_reg[2]_i_2__1_n_0 |                1 |              1 |
|  k/E[0]                             |                   | k/sonuc_ondalik2_reg[1]_i_2__1_n_0 |                1 |              2 |
|  k/sonuc_ondalik1_reg[3]_i_2__1_n_0 |                   | k/sonuc_ondalik1_reg[3]_i_3__0_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                      | sel               | bitcounter[3]_i_1_n_0              |                1 |              4 |
|  clk_IBUF_BUFG                      |                   | LED_BCD[3]                         |                1 |              5 |
|  clk_IBUF_BUFG                      | temp1[7]_i_1_n_0  |                                    |                3 |              8 |
|  clk_IBUF_BUFG                      |                   | clear                              |                4 |             14 |
|  clk_IBUF_BUFG                      | cikti[15]_i_1_n_0 | sayi[0]_i_1_n_0                    |               16 |             16 |
|  clk_IBUF_BUFG                      | CEB2              |                                    |                4 |             17 |
|  clk_IBUF_BUFG                      |                   | reset_IBUF                         |                5 |             20 |
|  clk_IBUF_BUFG                      |                   |                                    |               10 |             21 |
|  s/sayi_reg[8]_rep__0[0]            |                   |                                    |               12 |             23 |
|  clk_IBUF_BUFG                      | cikti[15]_i_1_n_0 |                                    |               92 |            146 |
+-------------------------------------+-------------------+------------------------------------+------------------+----------------+


