// Seed: 777244540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign id_5 = id_4[-1];
  wire id_6, id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1
);
  uwire id_3;
  logic [7:0] id_4;
  assign id_3 = id_4[-1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_3 = -1;
  assign id_3 = id_3;
endmodule
