library ieee;
use ieee.std_logic_1164.all;

entity mem_wb is
	port(
		WB_in        : in  std_logic_vector(1 downto 0);
		Read_Data_in : in  std_logic_vector(15 downto 0);
		ALU_R_in     : in  std_logic_vector(15 downto 0);
		RW_in        : in  std_logic_vector(3 downto 0);
		Global_In    : in  std_logic;
		Global_Out   : in  std_logic;
		RegWrite_out : out std_logic;
		MemtoReg_out : out std_logic;
		Read_Data_WB : out std_logic_vector(15 downto 0);
		ALU_R_WB     : out std_logic_vector(15 downto 0);
		RW_WB        : out std_logic_vector(3 downto 0)
	);
end mem_wb;

architecture structure of mem_wb is
begin
end structure;
