Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 12 13:34:15 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (9446)
8. checking generated_clocks (0)
9. checking loops (27)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9446)
---------------------------------
 There are 9446 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (27)
----------------------
 There are 27 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.422        0.000                      0                20169        0.009        0.000                      0                20153        3.000        0.000                       0                  9454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 93.267}       186.535         5.361           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 93.267}       186.535         5.361           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         23.422        0.000                      0                12437        0.167        0.000                      0                12437       18.822        0.000                       0                  6261  
  o_clk_5mhz_clk_wiz_0          33.542        0.000                      0                 7372        0.009        0.000                      0                 7372       26.825        0.000                       0                  3189  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       23.427        0.000                      0                12437        0.167        0.000                      0                12437       18.822        0.000                       0                  6261  
  o_clk_5mhz_clk_wiz_0_1        33.551        0.000                      0                 7372        0.018        0.000                      0                 7372       26.825        0.000                       0                  3189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        185.252        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         23.422        0.000                      0                12437        0.029        0.000                      0                12437  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        185.252        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          38.123        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          38.123        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          33.542        0.000                      0                 7372        0.009        0.000                      0                 7372  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       23.422        0.000                      0                12437        0.029        0.000                      0                12437  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      185.252        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      185.252        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        38.123        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        33.542        0.000                      0                 7372        0.009        0.000                      0                 7372  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        38.123        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.889        0.000                      0                   51        0.634        0.000                      0                   51  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.889        0.000                      0                   51        0.496        0.000                      0                   51  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.889        0.000                      0                   51        0.496        0.000                      0                   51  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.895        0.000                      0                   51        0.634        0.000                      0                   51  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          85.201        0.000                      0                  293        1.997        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          85.201        0.000                      0                  293        1.814        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        85.201        0.000                      0                  293        1.814        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        85.210        0.000                      0                  293        1.997        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.982ns  (logic 2.454ns (15.355%)  route 13.528ns (84.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.528    15.100    debuggerTop/video_output/D[9]
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X11Y161        FDCE (Setup_fdce_C_D)       -0.095    38.522    debuggerTop/video_output/r_linebuffer0_reg[194][21]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 23.422    

Slack (MET) :             23.451ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.002ns  (logic 2.454ns (15.336%)  route 13.548ns (84.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.267 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.548    15.120    debuggerTop/video_output/D[9]
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.684    38.267    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/C
                         clock pessimism              0.488    38.756    
                         clock uncertainty           -0.138    38.618    
    SLICE_X10Y160        FDCE (Setup_fdce_C_D)       -0.047    38.571    debuggerTop/video_output/r_linebuffer0_reg[195][21]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 23.451    

Slack (MET) :             23.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.997ns  (logic 2.454ns (15.340%)  route 13.543ns (84.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.543    15.116    debuggerTop/video_output/D[9]
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X10Y161        FDCE (Setup_fdce_C_D)       -0.045    38.572    debuggerTop/video_output/r_linebuffer0_reg[192][21]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 23.456    

Slack (MET) :             23.564ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.853ns  (logic 2.454ns (15.480%)  route 13.399ns (84.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.399    14.971    debuggerTop/video_output/D[9]
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.138    38.616    
    SLICE_X9Y161         FDCE (Setup_fdce_C_D)       -0.081    38.535    debuggerTop/video_output/r_linebuffer0_reg[198][21]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                 23.564    

Slack (MET) :             23.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 2.454ns (15.461%)  route 13.418ns (84.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.418    14.991    debuggerTop/video_output/D[9]
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.138    38.616    
    SLICE_X8Y161         FDCE (Setup_fdce_C_D)       -0.045    38.571    debuggerTop/video_output/r_linebuffer0_reg[196][21]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                 23.581    

Slack (MET) :             23.589ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 2.454ns (15.455%)  route 13.425ns (84.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.425    14.997    debuggerTop/video_output/D[9]
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X8Y160         FDCE (Setup_fdce_C_D)       -0.031    38.586    debuggerTop/video_output/r_linebuffer0_reg[193][21]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 23.589    

Slack (MET) :             23.752ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 2.454ns (15.617%)  route 13.260ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.260    14.832    debuggerTop/video_output/D[9]
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/C
                         clock pessimism              0.488    38.753    
                         clock uncertainty           -0.138    38.615    
    SLICE_X8Y162         FDCE (Setup_fdce_C_D)       -0.031    38.584    debuggerTop/video_output/r_linebuffer0_reg[199][21]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                 23.752    

Slack (MET) :             23.874ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 2.454ns (15.695%)  route 13.182ns (84.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 38.344 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.182    14.754    debuggerTop/video_output/D[9]
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.761    38.344    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/C
                         clock pessimism              0.488    38.833    
                         clock uncertainty           -0.138    38.695    
    SLICE_X7Y160         FDCE (Setup_fdce_C_D)       -0.067    38.628    debuggerTop/video_output/r_linebuffer0_reg[197][21]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                 23.874    

Slack (MET) :             23.883ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 2.454ns (15.927%)  route 12.954ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.082 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=510, routed)        12.954    14.526    debuggerTop/video_output/D[4]
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.499    38.082    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/C
                         clock pessimism              0.560    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X32Y135        FDCE (Setup_fdce_C_D)       -0.095    38.409    debuggerTop/video_output/r_linebuffer1_reg[25][12]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.965ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 2.454ns (15.752%)  route 13.125ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 38.342 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.125    14.697    debuggerTop/video_output/D[9]
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.759    38.342    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/C
                         clock pessimism              0.488    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X2Y163         FDCE (Setup_fdce_C_D)       -0.031    38.662    debuggerTop/video_output/r_linebuffer0_reg[212][21]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                 23.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.827    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.053    -0.552    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.053    -0.552    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.557    -0.607    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.825    -0.848    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.053    -0.554    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.373    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.053    -0.551    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT5 (Prop_lut5_I2_O)        0.048    -0.272 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.460    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.013%)  route 0.140ns (42.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X14Y129        LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.469    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.120    -0.471    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.849%)  route 0.149ns (44.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.315    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X13Y128        LUT2 (Prop_lut2_I1_O)        0.048    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.107    -0.484    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.251%)  route 0.315ns (65.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.315    -0.126    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.870    -0.803    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.528    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.152    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.066    -0.539    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y50     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X28Y129    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X43Y166    debuggerTop/video_output/r_linebuffer0_reg[136][22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y159     debuggerTop/video_output/r_linebuffer0_reg[193][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y159     debuggerTop/video_output/r_linebuffer0_reg[193][13]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X28Y129    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X43Y166    debuggerTop/video_output/r_linebuffer0_reg[136][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X39Y161    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.924ns  (logic 10.053ns (17.061%)  route 48.871ns (82.939%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.575   151.265    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.265    
  -------------------------------------------------------------------
                         slack                                 33.542    

Slack (MET) :             33.599ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.862ns  (logic 10.053ns (17.079%)  route 48.809ns (82.921%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.513   151.203    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -151.203    
  -------------------------------------------------------------------
                         slack                                 33.599    

Slack (MET) :             33.642ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.824ns  (logic 9.819ns (16.692%)  route 49.005ns (83.308%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.765   151.165    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.165    
  -------------------------------------------------------------------
                         slack                                 33.642    

Slack (MET) :             33.787ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.669ns  (logic 10.053ns (17.135%)  route 48.616ns (82.865%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.320   151.010    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.183   185.363    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.797    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.797    
                         arrival time                        -151.010    
  -------------------------------------------------------------------
                         slack                                 33.787    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.579ns  (logic 10.053ns (17.162%)  route 48.525ns (82.838%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 185.069 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.229   150.920    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.555   185.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.549    
                         clock uncertainty           -0.183   185.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.800    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.800    
                         arrival time                        -150.920    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.555ns  (logic 10.053ns (17.168%)  route 48.502ns (82.832%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 185.054 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.206   150.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.540   185.054    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.543    
                         clock uncertainty           -0.183   185.360    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.794    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.794    
                         arrival time                        -150.896    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.975ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.486ns  (logic 9.819ns (16.789%)  route 48.667ns (83.211%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.427   150.827    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -150.827    
  -------------------------------------------------------------------
                         slack                                 33.975    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.432ns  (logic 9.819ns (16.804%)  route 48.613ns (83.196%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.373   150.773    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.183   185.363    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.797    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.797    
                         arrival time                        -150.774    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.098ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.359ns  (logic 10.053ns (17.226%)  route 48.306ns (82.774%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 185.059 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.010   150.700    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.545   185.059    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.548    
                         clock uncertainty           -0.183   185.365    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.799    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.799    
                         arrival time                        -150.700    
  -------------------------------------------------------------------
                         slack                                 34.098    

Slack (MET) :             34.178ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.288ns  (logic 9.499ns (16.297%)  route 48.789ns (83.703%))
  Logic Levels:           51  (LUT2=6 LUT3=8 LUT4=3 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.378   140.892    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.124   141.016 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.577   141.594    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]_2
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124   141.717 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           1.045   142.763    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X63Y97         LUT6 (Prop_lut6_I2_O)        0.124   142.887 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.916   143.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[1]
    SLICE_X68Y109        LUT4 (Prop_lut4_I0_O)        0.124   143.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.481   144.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124   144.531 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.456   144.987    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X66Y108        LUT3 (Prop_lut3_I1_O)        0.124   145.111 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.337   145.448    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X66Y107        LUT3 (Prop_lut3_I2_O)        0.124   145.572 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32/O
                         net (fo=2, routed)           0.929   146.502    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X64Y97         LUT6 (Prop_lut6_I1_O)        0.124   146.626 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          4.004   150.629    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -150.630    
  -------------------------------------------------------------------
                         slack                                 34.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.703ns  (logic 0.116ns (6.811%)  route 1.587ns (93.190%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 92.434 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.736    92.840    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y102        LUT4 (Prop_lut4_I0_O)        0.045    92.885 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.352    93.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X69Y95         LUT4 (Prop_lut4_I0_O)        0.045    93.282 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    93.282    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.840    92.434    debuggerTop/profiler/o_clk_5mhz
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.991    
                         clock uncertainty            0.183    93.174    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.099    93.273    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -93.273    
                         arrival time                          93.282    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.765ns  (logic 0.181ns (10.253%)  route 1.584ns (89.747%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 92.435 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.657    92.761    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X71Y110        LUT4 (Prop_lut4_I0_O)        0.048    92.809 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.428    93.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y97         LUT4 (Prop_lut4_I0_O)        0.107    93.344 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=1, routed)           0.000    93.344    debuggerTop/profiler/r_sample_data_write_reg[31]_0[1]
    SLICE_X69Y97         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.841    92.435    debuggerTop/profiler/o_clk_5mhz
    SLICE_X69Y97         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.992    
                         clock uncertainty            0.183    93.175    
    SLICE_X69Y97         FDRE (Hold_fdre_C_D)         0.098    93.273    debuggerTop/profiler/r_sample_data_write_reg[1]
  -------------------------------------------------------------------
                         required time                        -93.273    
                         arrival time                          93.344    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.161ns (9.038%)  route 1.620ns (90.962%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.626    -0.538    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.493 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[1]_i_17/O
                         net (fo=2, routed)           0.211    -0.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_0
    SLICE_X62Y114        LUT6 (Prop_lut6_I3_O)        0.045    -0.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_2/O
                         net (fo=1, routed)           0.284     0.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_2_n_2
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.093    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X62Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X62Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.183    -0.106    
    SLICE_X62Y114        FDCE (Hold_fdce_C_D)         0.120     0.014    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.778ns  (logic 0.116ns (6.526%)  route 1.662ns (93.474%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 92.434 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    92.927    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.045    92.972 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.339    93.311    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X71Y96         LUT4 (Prop_lut4_I3_O)        0.045    93.356 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    93.356    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X71Y96         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.840    92.434    debuggerTop/profiler/o_clk_5mhz
    SLICE_X71Y96         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.991    
                         clock uncertainty            0.183    93.174    
    SLICE_X71Y96         FDRE (Hold_fdre_C_D)         0.098    93.272    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -93.272    
                         arrival time                          93.356    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.762ns  (logic 0.175ns (9.932%)  route 1.587ns (90.068%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.731    92.835    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y110        LUT4 (Prop_lut4_I1_O)        0.042    92.877 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.193    93.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.107    93.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.164    93.340    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0
    SLICE_X67Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X67Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.183    93.166    
    SLICE_X67Y110        FDCE (Hold_fdce_C_D)         0.073    93.239    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -93.239    
                         arrival time                          93.340    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.769ns  (logic 0.116ns (6.559%)  route 1.653ns (93.441%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.802    92.905    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y109        LUT4 (Prop_lut4_I1_O)        0.045    92.950 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.188    93.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.045    93.183 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.164    93.347    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]_0[3]
    SLICE_X65Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.427    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X65Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.984    
                         clock uncertainty            0.183    93.167    
    SLICE_X65Y108        FDCE (Hold_fdce_C_D)         0.077    93.244    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -93.244    
                         arrival time                          93.347    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.782ns  (logic 0.116ns (6.509%)  route 1.666ns (93.492%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.802    92.905    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y109        LUT4 (Prop_lut4_I1_O)        0.045    92.950 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.188    93.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.045    93.183 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.178    93.361    debuggerTop/nes/cpu2A03/cpu6502/ac/D[3]
    SLICE_X64Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X64Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.183    93.166    
    SLICE_X64Y110        FDCE (Hold_fdce_C_D)         0.077    93.243    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -93.243    
                         arrival time                          93.361    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.774ns  (logic 0.175ns (9.866%)  route 1.599ns (90.134%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.731    92.835    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y110        LUT4 (Prop_lut4_I1_O)        0.042    92.877 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.193    93.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.107    93.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.176    93.352    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]_0
    SLICE_X66Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X66Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.183    93.166    
    SLICE_X66Y110        FDCE (Hold_fdce_C_D)         0.067    93.233    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -93.233    
                         arrival time                          93.352    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.116ns (6.535%)  route 1.659ns (93.465%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.802    -0.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y109        LUT4 (Prop_lut4_I1_O)        0.045    -0.317 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.141    -0.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X66Y109        LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.218     0.086    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.183    -0.099    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.059    -0.040    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.116ns (6.409%)  route 1.694ns (93.591%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.793    -0.371    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.326 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3/O
                         net (fo=8, routed)           0.402     0.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3_n_2
    SLICE_X64Y111        LUT5 (Prop_lut5_I4_O)        0.045     0.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_1/O
                         net (fo=1, routed)           0.000     0.121    debuggerTop/nes/cpu2A03/cpu6502/alu/D[6]
    SLICE_X64Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X64Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.183    -0.102    
    SLICE_X64Y111        FDCE (Hold_fdce_C_D)         0.092    -0.010    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 93.267 }
Period(ns):         186.535
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y14     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y25     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y18     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y23     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y22     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y21     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y21     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       186.535     26.825     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X41Y124    debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y123    debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         93.267      92.767     SLICE_X58Y85     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y123    debuggerTop/nes/ppu/r_oam_reg[96][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.427ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.982ns  (logic 2.454ns (15.355%)  route 13.528ns (84.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.528    15.100    debuggerTop/video_output/D[9]
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.132    38.623    
    SLICE_X11Y161        FDCE (Setup_fdce_C_D)       -0.095    38.528    debuggerTop/video_output/r_linebuffer0_reg[194][21]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 23.427    

Slack (MET) :             23.457ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.002ns  (logic 2.454ns (15.336%)  route 13.548ns (84.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.267 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.548    15.120    debuggerTop/video_output/D[9]
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.684    38.267    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/C
                         clock pessimism              0.488    38.756    
                         clock uncertainty           -0.132    38.624    
    SLICE_X10Y160        FDCE (Setup_fdce_C_D)       -0.047    38.577    debuggerTop/video_output/r_linebuffer0_reg[195][21]
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 23.457    

Slack (MET) :             23.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.997ns  (logic 2.454ns (15.340%)  route 13.543ns (84.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.543    15.116    debuggerTop/video_output/D[9]
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.132    38.623    
    SLICE_X10Y161        FDCE (Setup_fdce_C_D)       -0.045    38.578    debuggerTop/video_output/r_linebuffer0_reg[192][21]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 23.462    

Slack (MET) :             23.570ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.853ns  (logic 2.454ns (15.480%)  route 13.399ns (84.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.399    14.971    debuggerTop/video_output/D[9]
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.132    38.622    
    SLICE_X9Y161         FDCE (Setup_fdce_C_D)       -0.081    38.541    debuggerTop/video_output/r_linebuffer0_reg[198][21]
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                 23.570    

Slack (MET) :             23.586ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 2.454ns (15.461%)  route 13.418ns (84.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.418    14.991    debuggerTop/video_output/D[9]
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.132    38.622    
    SLICE_X8Y161         FDCE (Setup_fdce_C_D)       -0.045    38.577    debuggerTop/video_output/r_linebuffer0_reg[196][21]
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                 23.586    

Slack (MET) :             23.594ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 2.454ns (15.455%)  route 13.425ns (84.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.425    14.997    debuggerTop/video_output/D[9]
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.132    38.623    
    SLICE_X8Y160         FDCE (Setup_fdce_C_D)       -0.031    38.592    debuggerTop/video_output/r_linebuffer0_reg[193][21]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 23.594    

Slack (MET) :             23.757ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 2.454ns (15.617%)  route 13.260ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.260    14.832    debuggerTop/video_output/D[9]
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/C
                         clock pessimism              0.488    38.753    
                         clock uncertainty           -0.132    38.621    
    SLICE_X8Y162         FDCE (Setup_fdce_C_D)       -0.031    38.590    debuggerTop/video_output/r_linebuffer0_reg[199][21]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                 23.757    

Slack (MET) :             23.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 2.454ns (15.695%)  route 13.182ns (84.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 38.344 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.182    14.754    debuggerTop/video_output/D[9]
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.761    38.344    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/C
                         clock pessimism              0.488    38.833    
                         clock uncertainty           -0.132    38.701    
    SLICE_X7Y160         FDCE (Setup_fdce_C_D)       -0.067    38.634    debuggerTop/video_output/r_linebuffer0_reg[197][21]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                 23.879    

Slack (MET) :             23.888ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 2.454ns (15.927%)  route 12.954ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.082 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=510, routed)        12.954    14.526    debuggerTop/video_output/D[4]
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.499    38.082    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/C
                         clock pessimism              0.560    38.642    
                         clock uncertainty           -0.132    38.510    
    SLICE_X32Y135        FDCE (Setup_fdce_C_D)       -0.095    38.415    debuggerTop/video_output/r_linebuffer1_reg[25][12]
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 23.888    

Slack (MET) :             23.970ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 2.454ns (15.752%)  route 13.125ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 38.342 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.125    14.697    debuggerTop/video_output/D[9]
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.759    38.342    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/C
                         clock pessimism              0.488    38.831    
                         clock uncertainty           -0.132    38.699    
    SLICE_X2Y163         FDCE (Setup_fdce_C_D)       -0.031    38.668    debuggerTop/video_output/r_linebuffer0_reg[212][21]
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                 23.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.827    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.053    -0.552    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.053    -0.552    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.557    -0.607    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.825    -0.848    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.053    -0.554    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.373    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.053    -0.551    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT5 (Prop_lut5_I2_O)        0.048    -0.272 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.460    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.013%)  route 0.140ns (42.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X14Y129        LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.469    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.120    -0.471    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.849%)  route 0.149ns (44.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.315    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X13Y128        LUT2 (Prop_lut2_I1_O)        0.048    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.107    -0.484    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.251%)  route 0.315ns (65.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.315    -0.126    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.870    -0.803    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.528    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.152    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.066    -0.539    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y50     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X28Y129    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X43Y166    debuggerTop/video_output/r_linebuffer0_reg[136][22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y158     debuggerTop/video_output/r_linebuffer0_reg[192][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y159     debuggerTop/video_output/r_linebuffer0_reg[193][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y159     debuggerTop/video_output/r_linebuffer0_reg[193][13]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y133    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X28Y129    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X43Y166    debuggerTop/video_output/r_linebuffer0_reg[136][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X39Y161    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.551ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.924ns  (logic 10.053ns (17.061%)  route 48.871ns (82.939%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.575   151.265    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.174   185.382    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.816    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.816    
                         arrival time                        -151.265    
  -------------------------------------------------------------------
                         slack                                 33.551    

Slack (MET) :             33.608ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.862ns  (logic 10.053ns (17.079%)  route 48.809ns (82.921%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.513   151.203    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.174   185.377    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.811    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.811    
                         arrival time                        -151.203    
  -------------------------------------------------------------------
                         slack                                 33.608    

Slack (MET) :             33.651ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.824ns  (logic 9.819ns (16.692%)  route 49.005ns (83.308%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.765   151.165    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.174   185.382    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.816    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.816    
                         arrival time                        -151.165    
  -------------------------------------------------------------------
                         slack                                 33.651    

Slack (MET) :             33.796ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.669ns  (logic 10.053ns (17.135%)  route 48.616ns (82.865%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.320   151.010    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.174   185.372    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.806    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.806    
                         arrival time                        -151.010    
  -------------------------------------------------------------------
                         slack                                 33.796    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.579ns  (logic 10.053ns (17.162%)  route 48.525ns (82.838%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 185.069 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.229   150.920    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.555   185.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.549    
                         clock uncertainty           -0.174   185.375    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.809    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.809    
                         arrival time                        -150.920    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.555ns  (logic 10.053ns (17.168%)  route 48.502ns (82.832%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 185.054 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.206   150.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.540   185.054    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.543    
                         clock uncertainty           -0.174   185.368    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -150.896    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.984ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.486ns  (logic 9.819ns (16.789%)  route 48.667ns (83.211%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.427   150.827    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.174   185.377    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.811    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.811    
                         arrival time                        -150.827    
  -------------------------------------------------------------------
                         slack                                 33.984    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.432ns  (logic 9.819ns (16.804%)  route 48.613ns (83.196%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.373   150.773    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.174   185.372    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.806    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.806    
                         arrival time                        -150.774    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.107ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.359ns  (logic 10.053ns (17.226%)  route 48.306ns (82.774%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 185.059 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.010   150.700    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.545   185.059    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.548    
                         clock uncertainty           -0.174   185.373    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -150.700    
  -------------------------------------------------------------------
                         slack                                 34.107    

Slack (MET) :             34.186ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.288ns  (logic 9.499ns (16.297%)  route 48.789ns (83.703%))
  Logic Levels:           51  (LUT2=6 LUT3=8 LUT4=3 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.378   140.892    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.124   141.016 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.577   141.594    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]_2
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124   141.717 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           1.045   142.763    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X63Y97         LUT6 (Prop_lut6_I2_O)        0.124   142.887 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.916   143.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[1]
    SLICE_X68Y109        LUT4 (Prop_lut4_I0_O)        0.124   143.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.481   144.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124   144.531 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.456   144.987    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X66Y108        LUT3 (Prop_lut3_I1_O)        0.124   145.111 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.337   145.448    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X66Y107        LUT3 (Prop_lut3_I2_O)        0.124   145.572 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32/O
                         net (fo=2, routed)           0.929   146.502    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X64Y97         LUT6 (Prop_lut6_I1_O)        0.124   146.626 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          4.004   150.629    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.174   185.382    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   184.816    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.816    
                         arrival time                        -150.630    
  -------------------------------------------------------------------
                         slack                                 34.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.703ns  (logic 0.116ns (6.811%)  route 1.587ns (93.190%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 92.434 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.736    92.840    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y102        LUT4 (Prop_lut4_I0_O)        0.045    92.885 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.352    93.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X69Y95         LUT4 (Prop_lut4_I0_O)        0.045    93.282 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    93.282    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.840    92.434    debuggerTop/profiler/o_clk_5mhz
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.991    
                         clock uncertainty            0.174    93.165    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.099    93.264    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -93.264    
                         arrival time                          93.282    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.765ns  (logic 0.181ns (10.253%)  route 1.584ns (89.747%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 92.435 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.657    92.761    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X71Y110        LUT4 (Prop_lut4_I0_O)        0.048    92.809 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.428    93.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y97         LUT4 (Prop_lut4_I0_O)        0.107    93.344 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=1, routed)           0.000    93.344    debuggerTop/profiler/r_sample_data_write_reg[31]_0[1]
    SLICE_X69Y97         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.841    92.435    debuggerTop/profiler/o_clk_5mhz
    SLICE_X69Y97         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.992    
                         clock uncertainty            0.174    93.166    
    SLICE_X69Y97         FDRE (Hold_fdre_C_D)         0.098    93.264    debuggerTop/profiler/r_sample_data_write_reg[1]
  -------------------------------------------------------------------
                         required time                        -93.264    
                         arrival time                          93.344    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.161ns (9.038%)  route 1.620ns (90.962%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.626    -0.538    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.493 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[1]_i_17/O
                         net (fo=2, routed)           0.211    -0.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_0
    SLICE_X62Y114        LUT6 (Prop_lut6_I3_O)        0.045    -0.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_2/O
                         net (fo=1, routed)           0.284     0.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_2_n_2
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.093    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X62Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X62Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.174    -0.114    
    SLICE_X62Y114        FDCE (Hold_fdce_C_D)         0.120     0.006    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.778ns  (logic 0.116ns (6.526%)  route 1.662ns (93.474%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 92.434 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    92.927    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.045    92.972 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.339    93.311    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X71Y96         LUT4 (Prop_lut4_I3_O)        0.045    93.356 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    93.356    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X71Y96         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.840    92.434    debuggerTop/profiler/o_clk_5mhz
    SLICE_X71Y96         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.991    
                         clock uncertainty            0.174    93.165    
    SLICE_X71Y96         FDRE (Hold_fdre_C_D)         0.098    93.263    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -93.263    
                         arrival time                          93.356    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.762ns  (logic 0.175ns (9.932%)  route 1.587ns (90.068%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.731    92.835    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y110        LUT4 (Prop_lut4_I1_O)        0.042    92.877 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.193    93.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.107    93.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.164    93.340    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0
    SLICE_X67Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X67Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.174    93.157    
    SLICE_X67Y110        FDCE (Hold_fdce_C_D)         0.073    93.230    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -93.230    
                         arrival time                          93.340    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.769ns  (logic 0.116ns (6.559%)  route 1.653ns (93.441%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.802    92.905    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y109        LUT4 (Prop_lut4_I1_O)        0.045    92.950 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.188    93.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.045    93.183 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.164    93.347    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]_0[3]
    SLICE_X65Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.427    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X65Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.984    
                         clock uncertainty            0.174    93.158    
    SLICE_X65Y108        FDCE (Hold_fdce_C_D)         0.077    93.235    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -93.235    
                         arrival time                          93.347    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.782ns  (logic 0.116ns (6.509%)  route 1.666ns (93.492%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.802    92.905    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y109        LUT4 (Prop_lut4_I1_O)        0.045    92.950 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.188    93.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.045    93.183 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.178    93.361    debuggerTop/nes/cpu2A03/cpu6502/ac/D[3]
    SLICE_X64Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X64Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.174    93.157    
    SLICE_X64Y110        FDCE (Hold_fdce_C_D)         0.077    93.234    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -93.234    
                         arrival time                          93.361    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.774ns  (logic 0.175ns (9.866%)  route 1.599ns (90.134%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 92.426 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.731    92.835    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y110        LUT4 (Prop_lut4_I1_O)        0.042    92.877 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.193    93.070    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.107    93.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.176    93.352    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]_0
    SLICE_X66Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    92.426    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X66Y110        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.983    
                         clock uncertainty            0.174    93.157    
    SLICE_X66Y110        FDCE (Hold_fdce_C_D)         0.067    93.224    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -93.224    
                         arrival time                          93.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.116ns (6.535%)  route 1.659ns (93.465%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.802    -0.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y109        LUT4 (Prop_lut4_I1_O)        0.045    -0.317 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.141    -0.176    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X66Y109        LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.218     0.086    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.174    -0.107    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.059    -0.048    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.116ns (6.409%)  route 1.694ns (93.591%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.793    -0.371    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.326 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3/O
                         net (fo=8, routed)           0.402     0.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3_n_2
    SLICE_X64Y111        LUT5 (Prop_lut5_I4_O)        0.045     0.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_1/O
                         net (fo=1, routed)           0.000     0.121    debuggerTop/nes/cpu2A03/cpu6502/alu/D[6]
    SLICE_X64Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X64Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.174    -0.110    
    SLICE_X64Y111        FDCE (Hold_fdce_C_D)         0.092    -0.018    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 93.267 }
Period(ns):         186.535
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y14     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y25     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y18     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X0Y23     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X1Y22     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y21     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X3Y21     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         186.535     183.643    RAMB36_X2Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       186.535     26.825     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X41Y124    debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y123    debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y124    debuggerTop/nes/ppu/r_oam_reg[97][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X34Y128    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.267      92.287     SLICE_X30Y130    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         93.267      92.767     SLICE_X58Y85     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X40Y123    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.267      92.767     SLICE_X43Y123    debuggerTop/nes/ppu/r_oam_reg[96][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.339%)  route 0.646ns (60.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.646     1.065    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                185.252    

Slack (MET) :             185.257ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.406%)  route 0.644ns (60.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.644     1.063    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.215   186.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.320    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                185.257    

Slack (MET) :             185.354ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                185.354    

Slack (MET) :             185.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.744%)  route 0.663ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.663     1.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.056   186.479    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.479    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                185.360    

Slack (MET) :             185.394ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.689%)  route 0.638ns (58.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.638     1.094    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                185.394    

Slack (MET) :             185.411ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                185.411    

Slack (MET) :             185.412ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                185.412    

Slack (MET) :             185.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                185.422    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.982ns  (logic 2.454ns (15.355%)  route 13.528ns (84.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.528    15.100    debuggerTop/video_output/D[9]
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X11Y161        FDCE (Setup_fdce_C_D)       -0.095    38.522    debuggerTop/video_output/r_linebuffer0_reg[194][21]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 23.422    

Slack (MET) :             23.451ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.002ns  (logic 2.454ns (15.336%)  route 13.548ns (84.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.267 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.548    15.120    debuggerTop/video_output/D[9]
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.684    38.267    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/C
                         clock pessimism              0.488    38.756    
                         clock uncertainty           -0.138    38.618    
    SLICE_X10Y160        FDCE (Setup_fdce_C_D)       -0.047    38.571    debuggerTop/video_output/r_linebuffer0_reg[195][21]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 23.451    

Slack (MET) :             23.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.997ns  (logic 2.454ns (15.340%)  route 13.543ns (84.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.543    15.116    debuggerTop/video_output/D[9]
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X10Y161        FDCE (Setup_fdce_C_D)       -0.045    38.572    debuggerTop/video_output/r_linebuffer0_reg[192][21]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 23.456    

Slack (MET) :             23.564ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.853ns  (logic 2.454ns (15.480%)  route 13.399ns (84.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.399    14.971    debuggerTop/video_output/D[9]
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.138    38.616    
    SLICE_X9Y161         FDCE (Setup_fdce_C_D)       -0.081    38.535    debuggerTop/video_output/r_linebuffer0_reg[198][21]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                 23.564    

Slack (MET) :             23.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 2.454ns (15.461%)  route 13.418ns (84.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.418    14.991    debuggerTop/video_output/D[9]
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.138    38.616    
    SLICE_X8Y161         FDCE (Setup_fdce_C_D)       -0.045    38.571    debuggerTop/video_output/r_linebuffer0_reg[196][21]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                 23.581    

Slack (MET) :             23.589ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 2.454ns (15.455%)  route 13.425ns (84.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.425    14.997    debuggerTop/video_output/D[9]
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X8Y160         FDCE (Setup_fdce_C_D)       -0.031    38.586    debuggerTop/video_output/r_linebuffer0_reg[193][21]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 23.589    

Slack (MET) :             23.752ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 2.454ns (15.617%)  route 13.260ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.260    14.832    debuggerTop/video_output/D[9]
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/C
                         clock pessimism              0.488    38.753    
                         clock uncertainty           -0.138    38.615    
    SLICE_X8Y162         FDCE (Setup_fdce_C_D)       -0.031    38.584    debuggerTop/video_output/r_linebuffer0_reg[199][21]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                 23.752    

Slack (MET) :             23.874ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 2.454ns (15.695%)  route 13.182ns (84.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 38.344 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.182    14.754    debuggerTop/video_output/D[9]
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.761    38.344    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/C
                         clock pessimism              0.488    38.833    
                         clock uncertainty           -0.138    38.695    
    SLICE_X7Y160         FDCE (Setup_fdce_C_D)       -0.067    38.628    debuggerTop/video_output/r_linebuffer0_reg[197][21]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                 23.874    

Slack (MET) :             23.883ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 2.454ns (15.927%)  route 12.954ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.082 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=510, routed)        12.954    14.526    debuggerTop/video_output/D[4]
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.499    38.082    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/C
                         clock pessimism              0.560    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X32Y135        FDCE (Setup_fdce_C_D)       -0.095    38.409    debuggerTop/video_output/r_linebuffer1_reg[25][12]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.965ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 2.454ns (15.752%)  route 13.125ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 38.342 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.125    14.697    debuggerTop/video_output/D[9]
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.759    38.342    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/C
                         clock pessimism              0.488    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X2Y163         FDCE (Setup_fdce_C_D)       -0.031    38.662    debuggerTop/video_output/r_linebuffer0_reg[212][21]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                 23.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.827    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.053    -0.414    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.053    -0.414    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.557    -0.607    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.825    -0.848    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.138    -0.469    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.053    -0.416    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.373    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.053    -0.413    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT5 (Prop_lut5_I2_O)        0.048    -0.272 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.322    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.013%)  route 0.140ns (42.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X14Y129        LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.120    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.849%)  route 0.149ns (44.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.315    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X13Y128        LUT2 (Prop_lut2_I1_O)        0.048    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.107    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.251%)  route 0.315ns (65.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.315    -0.126    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.870    -0.803    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.138    -0.390    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.207    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.152    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.066    -0.401    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      185.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.339%)  route 0.646ns (60.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.646     1.065    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                185.252    

Slack (MET) :             185.257ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.406%)  route 0.644ns (60.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.644     1.063    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.215   186.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.320    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                185.257    

Slack (MET) :             185.354ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                185.354    

Slack (MET) :             185.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.744%)  route 0.663ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.663     1.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.056   186.479    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.479    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                185.360    

Slack (MET) :             185.394ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.689%)  route 0.638ns (58.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.638     1.094    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                185.394    

Slack (MET) :             185.411ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                185.411    

Slack (MET) :             185.412ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                185.412    

Slack (MET) :             185.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                185.422    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.123ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.123ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.214ns  (logic 0.419ns (34.509%)  route 0.795ns (65.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.795     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 38.123    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.767%)  route 0.786ns (65.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.786     1.205    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.815%)  route 0.689ns (62.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.689     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.399ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.094%)  route 0.654ns (58.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.654     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.399    

Slack (MET) :             38.407ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.369%)  route 0.646ns (58.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.646     1.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 38.407    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.211%)  route 0.624ns (57.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.624     1.080    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.028%)  route 0.438ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.438     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 38.617    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.123ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.123ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.214ns  (logic 0.419ns (34.509%)  route 0.795ns (65.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.795     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 38.123    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.767%)  route 0.786ns (65.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.786     1.205    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.815%)  route 0.689ns (62.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.689     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.399ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.094%)  route 0.654ns (58.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.654     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.399    

Slack (MET) :             38.407ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.369%)  route 0.646ns (58.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.646     1.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 38.407    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.211%)  route 0.624ns (57.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.624     1.080    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.028%)  route 0.438ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.438     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 38.617    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.924ns  (logic 10.053ns (17.061%)  route 48.871ns (82.939%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.575   151.265    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.265    
  -------------------------------------------------------------------
                         slack                                 33.542    

Slack (MET) :             33.599ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.862ns  (logic 10.053ns (17.079%)  route 48.809ns (82.921%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.513   151.203    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -151.203    
  -------------------------------------------------------------------
                         slack                                 33.599    

Slack (MET) :             33.642ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.824ns  (logic 9.819ns (16.692%)  route 49.005ns (83.308%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.765   151.165    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.165    
  -------------------------------------------------------------------
                         slack                                 33.642    

Slack (MET) :             33.787ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.669ns  (logic 10.053ns (17.135%)  route 48.616ns (82.865%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.320   151.010    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.183   185.363    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.797    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.797    
                         arrival time                        -151.010    
  -------------------------------------------------------------------
                         slack                                 33.787    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.579ns  (logic 10.053ns (17.162%)  route 48.525ns (82.838%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 185.069 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.229   150.920    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.555   185.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.549    
                         clock uncertainty           -0.183   185.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.800    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.800    
                         arrival time                        -150.920    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.555ns  (logic 10.053ns (17.168%)  route 48.502ns (82.832%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 185.054 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.206   150.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.540   185.054    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.543    
                         clock uncertainty           -0.183   185.360    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.794    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.794    
                         arrival time                        -150.896    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.975ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.486ns  (logic 9.819ns (16.789%)  route 48.667ns (83.211%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.427   150.827    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -150.827    
  -------------------------------------------------------------------
                         slack                                 33.975    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.432ns  (logic 9.819ns (16.804%)  route 48.613ns (83.196%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.373   150.773    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.183   185.363    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.797    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.797    
                         arrival time                        -150.774    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.098ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.359ns  (logic 10.053ns (17.226%)  route 48.306ns (82.774%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 185.059 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.010   150.700    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.545   185.059    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.548    
                         clock uncertainty           -0.183   185.365    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.799    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.799    
                         arrival time                        -150.700    
  -------------------------------------------------------------------
                         slack                                 34.098    

Slack (MET) :             34.178ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 rise@186.535ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        58.288ns  (logic 9.499ns (16.297%)  route 48.789ns (83.703%))
  Logic Levels:           51  (LUT2=6 LUT3=8 LUT4=3 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.378   140.892    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.124   141.016 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.577   141.594    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]_2
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124   141.717 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           1.045   142.763    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X63Y97         LUT6 (Prop_lut6_I2_O)        0.124   142.887 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.916   143.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[1]
    SLICE_X68Y109        LUT4 (Prop_lut4_I0_O)        0.124   143.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.481   144.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124   144.531 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.456   144.987    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X66Y108        LUT3 (Prop_lut3_I1_O)        0.124   145.111 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.337   145.448    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X66Y107        LUT3 (Prop_lut3_I2_O)        0.124   145.572 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32/O
                         net (fo=2, routed)           0.929   146.502    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X64Y97         LUT6 (Prop_lut6_I1_O)        0.124   146.626 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          4.004   150.629    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -150.630    
  -------------------------------------------------------------------
                         slack                                 34.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        1.703ns  (logic 0.116ns (6.811%)  route 1.587ns (93.190%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 92.434 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.736    92.840    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y102        LUT4 (Prop_lut4_I0_O)        0.045    92.885 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.352    93.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X69Y95         LUT4 (Prop_lut4_I0_O)        0.045    93.282 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    93.282    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.840    92.434    debuggerTop/profiler/o_clk_5mhz
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.991    
                         clock uncertainty            0.183    93.174    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.099    93.273    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -93.273    
                         arrival time                          93.282    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_pattern_low_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 92.428 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 92.667 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    92.667    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X57Y92         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.146    92.813 r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[5]/Q
                         net (fo=1, routed)           0.139    92.952    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/Q[5]
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.045    92.997 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data[5]_i_1__2/O
                         net (fo=1, routed)           0.000    92.997    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/p_1_in[5]
    SLICE_X56Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    92.428    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X56Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.680    
                         clock uncertainty            0.183    92.863    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.125    92.988    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.988    
                         arrival time                          92.997    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.668%)  route 0.158ns (45.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 92.431 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 92.669 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.566    92.669    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X59Y95         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.146    92.815 r  debuggerTop/nes/ppu/r_ppuaddr_reg[9]/Q
                         net (fo=3, routed)           0.158    92.973    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[9]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.045    93.018 r  debuggerTop/nes/ppu/r_video_address[9]_i_1/O
                         net (fo=1, routed)           0.000    93.018    debuggerTop/nes/ppu/r_video_address[9]_i_1_n_2
    SLICE_X60Y95         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.837    92.431    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X60Y95         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.254    92.685    
                         clock uncertainty            0.183    92.868    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.125    92.993    debuggerTop/nes/ppu/r_video_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.993    
                         arrival time                          93.018    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.348%)  route 0.309ns (68.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.591    -0.573    debuggerTop/values/o_clk_5mhz
    SLICE_X72Y84         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  debuggerTop/values/r_profiler_sample_index_reg[11]/Q
                         net (fo=4, routed)           0.309    -0.123    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y17         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.904    -0.769    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.516    
                         clock uncertainty            0.183    -0.333    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.150    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.543%)  route 0.144ns (40.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 92.667 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    92.667    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X54Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.167    92.834 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/Q
                         net (fo=2, routed)           0.144    92.978    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg_n_2_[0]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.045    93.023 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data[1]_i_1__2/O
                         net (fo=1, routed)           0.000    93.023    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/p_1_in[1]
    SLICE_X54Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.427    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X54Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.255    92.682    
                         clock uncertainty            0.183    92.865    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.125    92.990    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.990    
                         arrival time                          93.023    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.026%)  route 0.146ns (43.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.591    -0.573    debuggerTop/debugger/o_clk_5mhz
    SLICE_X72Y86         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  debuggerTop/debugger/r_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.146    -0.286    debuggerTop/debugger/r_tx_byte_reg_n_2_[3]
    SLICE_X73Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  debuggerTop/debugger/r_tx_byte[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/spi/r_tx_byte_reg[7]_1[3]
    SLICE_X73Y88         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.865    -0.808    debuggerTop/spi/o_clk_5mhz
    SLICE_X73Y88         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.183    -0.372    
    SLICE_X73Y88         FDCE (Hold_fdce_C_D)         0.091    -0.281    debuggerTop/spi/r_tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_oamaddr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.367ns  (logic 0.191ns (52.031%)  route 0.176ns (47.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 92.421 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.607ns = ( 92.660 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.557    92.660    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y108        FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.146    92.806 r  debuggerTop/nes/ppu/r_oamaddr_reg[2]/Q
                         net (fo=10, routed)          0.176    92.982    debuggerTop/nes/ppu/r_oamaddr_reg_n_2_[2]
    SLICE_X54Y109        LUT5 (Prop_lut5_I3_O)        0.045    93.027 r  debuggerTop/nes/ppu/r_oamaddr[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    93.027    debuggerTop/nes/ppu/r_oamaddr[2]_rep__1_i_1_n_2
    SLICE_X54Y109        FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    92.421    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y109        FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.255    92.676    
                         clock uncertainty            0.183    92.859    
    SLICE_X54Y109        FDCE (Hold_fdce_C_D)         0.125    92.984    debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        -92.984    
                         arrival time                          93.027    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/values/r_nes_reset_n_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.615%)  route 0.168ns (47.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/debugger/r_value_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/debugger/r_value_id_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.292    debuggerTop/debugger/r_value_id[2]
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  debuggerTop/debugger/r_nes_reset_n_i_1/O
                         net (fo=1, routed)           0.000    -0.247    debuggerTop/values/r_nes_reset_n_reg_1
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.183    -0.381    
    SLICE_X67Y84         FDCE (Hold_fdce_C_D)         0.091    -0.290    debuggerTop/values/r_nes_reset_n_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_y_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_y_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.162%)  route 0.149ns (43.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 92.423 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 92.662 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.559    92.662    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y100        FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.146    92.808 r  debuggerTop/nes/ppu/r_video_y_reg[0]/Q
                         net (fo=10, routed)          0.149    92.957    debuggerTop/nes/ppu/r_video_y_reg_n_2_[0]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.045    93.002 r  debuggerTop/nes/ppu/r_video_y[1]_i_1/O
                         net (fo=1, routed)           0.000    93.002    debuggerTop/nes/ppu/r_video_y[1]_i_1_n_2
    SLICE_X52Y100        FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.828    92.423    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y100        FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.675    
                         clock uncertainty            0.183    92.858    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.099    92.957    debuggerTop/nes/ppu/r_video_y_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.957    
                         arrival time                          93.002    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 fall@93.267ns)
  Data Path Delay:        0.376ns  (logic 0.192ns (51.021%)  route 0.184ns (48.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 92.428 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 92.666 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.563    92.666    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X63Y101        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.146    92.812 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.184    92.996    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X62Y101        LUT5 (Prop_lut5_I2_O)        0.046    93.042 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    93.042    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[3]
    SLICE_X62Y101        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.428    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X62Y101        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.679    
                         clock uncertainty            0.183    92.862    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.135    92.997    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.997    
                         arrival time                          93.042    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.982ns  (logic 2.454ns (15.355%)  route 13.528ns (84.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.528    15.100    debuggerTop/video_output/D[9]
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[194][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X11Y161        FDCE (Setup_fdce_C_D)       -0.095    38.522    debuggerTop/video_output/r_linebuffer0_reg[194][21]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 23.422    

Slack (MET) :             23.451ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.002ns  (logic 2.454ns (15.336%)  route 13.548ns (84.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.267 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.548    15.120    debuggerTop/video_output/D[9]
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.684    38.267    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y160        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[195][21]/C
                         clock pessimism              0.488    38.756    
                         clock uncertainty           -0.138    38.618    
    SLICE_X10Y160        FDCE (Setup_fdce_C_D)       -0.047    38.571    debuggerTop/video_output/r_linebuffer0_reg[195][21]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                 23.451    

Slack (MET) :             23.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.997ns  (logic 2.454ns (15.340%)  route 13.543ns (84.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.543    15.116    debuggerTop/video_output/D[9]
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y161        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[192][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X10Y161        FDCE (Setup_fdce_C_D)       -0.045    38.572    debuggerTop/video_output/r_linebuffer0_reg[192][21]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 23.456    

Slack (MET) :             23.564ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.853ns  (logic 2.454ns (15.480%)  route 13.399ns (84.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.399    14.971    debuggerTop/video_output/D[9]
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[198][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.138    38.616    
    SLICE_X9Y161         FDCE (Setup_fdce_C_D)       -0.081    38.535    debuggerTop/video_output/r_linebuffer0_reg[198][21]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                 23.564    

Slack (MET) :             23.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 2.454ns (15.461%)  route 13.418ns (84.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.265 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.418    14.991    debuggerTop/video_output/D[9]
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.682    38.265    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y161         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[196][21]/C
                         clock pessimism              0.488    38.754    
                         clock uncertainty           -0.138    38.616    
    SLICE_X8Y161         FDCE (Setup_fdce_C_D)       -0.045    38.571    debuggerTop/video_output/r_linebuffer0_reg[196][21]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                 23.581    

Slack (MET) :             23.589ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 2.454ns (15.455%)  route 13.425ns (84.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.266 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.425    14.997    debuggerTop/video_output/D[9]
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.683    38.266    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[193][21]/C
                         clock pessimism              0.488    38.755    
                         clock uncertainty           -0.138    38.617    
    SLICE_X8Y160         FDCE (Setup_fdce_C_D)       -0.031    38.586    debuggerTop/video_output/r_linebuffer0_reg[193][21]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 23.589    

Slack (MET) :             23.752ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 2.454ns (15.617%)  route 13.260ns (84.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.264 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.260    14.832    debuggerTop/video_output/D[9]
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.681    38.264    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y162         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[199][21]/C
                         clock pessimism              0.488    38.753    
                         clock uncertainty           -0.138    38.615    
    SLICE_X8Y162         FDCE (Setup_fdce_C_D)       -0.031    38.584    debuggerTop/video_output/r_linebuffer0_reg[199][21]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                 23.752    

Slack (MET) :             23.874ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 2.454ns (15.695%)  route 13.182ns (84.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 38.344 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.182    14.754    debuggerTop/video_output/D[9]
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.761    38.344    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y160         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[197][21]/C
                         clock pessimism              0.488    38.833    
                         clock uncertainty           -0.138    38.695    
    SLICE_X7Y160         FDCE (Setup_fdce_C_D)       -0.067    38.628    debuggerTop/video_output/r_linebuffer0_reg[197][21]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                 23.874    

Slack (MET) :             23.883ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 2.454ns (15.927%)  route 12.954ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.082 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=510, routed)        12.954    14.526    debuggerTop/video_output/D[4]
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.499    38.082    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y135        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[25][12]/C
                         clock pessimism              0.560    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X32Y135        FDCE (Setup_fdce_C_D)       -0.095    38.409    debuggerTop/video_output/r_linebuffer1_reg[25][12]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 23.883    

Slack (MET) :             23.965ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.579ns  (logic 2.454ns (15.752%)  route 13.125ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 38.342 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.658    -0.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.572 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=510, routed)        13.125    14.697    debuggerTop/video_output/D[9]
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.759    38.342    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y163         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[212][21]/C
                         clock pessimism              0.488    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X2Y163         FDCE (Setup_fdce_C_D)       -0.031    38.662    debuggerTop/video_output/r_linebuffer0_reg[212][21]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                 23.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.827    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.053    -0.414    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.385    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.053    -0.414    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.557    -0.607    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.825    -0.848    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.138    -0.469    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.053    -0.416    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067    -0.373    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.053    -0.413    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT5 (Prop_lut5_I2_O)        0.048    -0.272 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.322    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.013%)  route 0.140ns (42.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X14Y129        LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y129        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I1_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.120    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.849%)  route 0.149ns (44.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.315    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X13Y128        LUT2 (Prop_lut2_I1_O)        0.048    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.107    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.251%)  route 0.315ns (65.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.315    -0.126    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.870    -0.803    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y50         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.138    -0.390    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.207    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.152    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.066    -0.401    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.339%)  route 0.646ns (60.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.646     1.065    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                185.252    

Slack (MET) :             185.257ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.406%)  route 0.644ns (60.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.644     1.063    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.215   186.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.320    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                185.257    

Slack (MET) :             185.354ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                185.354    

Slack (MET) :             185.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.744%)  route 0.663ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.663     1.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.056   186.479    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.479    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                185.360    

Slack (MET) :             185.394ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.689%)  route 0.638ns (58.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.638     1.094    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                185.394    

Slack (MET) :             185.411ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                185.411    

Slack (MET) :             185.412ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                185.412    

Slack (MET) :             185.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                185.422    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      185.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             185.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.339%)  route 0.646ns (60.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.646     1.065    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                185.252    

Slack (MET) :             185.257ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.406%)  route 0.644ns (60.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.644     1.063    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.215   186.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        186.320    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                185.257    

Slack (MET) :             185.354ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.218   186.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        186.317    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                185.354    

Slack (MET) :             185.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.744%)  route 0.663ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.663     1.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.056   186.479    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        186.479    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                185.360    

Slack (MET) :             185.394ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.689%)  route 0.638ns (58.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.638     1.094    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y127        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                185.394    

Slack (MET) :             185.411ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.268   186.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        186.267    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                185.411    

Slack (MET) :             185.412ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X12Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)       -0.047   186.488    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        186.488    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                185.412    

Slack (MET) :             185.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.535ns  (MaxDelay Path 186.535ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 186.535ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y126        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  186.535   186.535    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.095   186.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        186.440    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                185.422    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.123ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.123ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.214ns  (logic 0.419ns (34.509%)  route 0.795ns (65.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.795     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 38.123    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.767%)  route 0.786ns (65.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.786     1.205    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.815%)  route 0.689ns (62.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.689     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.399ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.094%)  route 0.654ns (58.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.654     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.399    

Slack (MET) :             38.407ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.369%)  route 0.646ns (58.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.646     1.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 38.407    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.211%)  route 0.624ns (57.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.624     1.080    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.028%)  route 0.438ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.438     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 38.617    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.924ns  (logic 10.053ns (17.061%)  route 48.871ns (82.939%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.575   151.265    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.265    
  -------------------------------------------------------------------
                         slack                                 33.542    

Slack (MET) :             33.599ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.862ns  (logic 10.053ns (17.079%)  route 48.809ns (82.921%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.513   151.203    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -151.203    
  -------------------------------------------------------------------
                         slack                                 33.599    

Slack (MET) :             33.642ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.824ns  (logic 9.819ns (16.692%)  route 49.005ns (83.308%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.765   151.165    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -151.165    
  -------------------------------------------------------------------
                         slack                                 33.642    

Slack (MET) :             33.787ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.669ns  (logic 10.053ns (17.135%)  route 48.616ns (82.865%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.320   151.010    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.183   185.363    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.797    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.797    
                         arrival time                        -151.010    
  -------------------------------------------------------------------
                         slack                                 33.787    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.579ns  (logic 10.053ns (17.162%)  route 48.525ns (82.838%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 185.069 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.229   150.920    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.555   185.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.549    
                         clock uncertainty           -0.183   185.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.800    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.800    
                         arrival time                        -150.920    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.555ns  (logic 10.053ns (17.168%)  route 48.502ns (82.832%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 185.054 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.206   150.896    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.540   185.054    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   185.543    
                         clock uncertainty           -0.183   185.360    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.794    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.794    
                         arrival time                        -150.896    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.975ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.486ns  (logic 9.819ns (16.789%)  route 48.667ns (83.211%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 185.071 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.427   150.827    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   185.071    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   185.551    
                         clock uncertainty           -0.183   185.368    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.802    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        184.802    
                         arrival time                        -150.827    
  -------------------------------------------------------------------
                         slack                                 33.975    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.432ns  (logic 9.819ns (16.804%)  route 48.613ns (83.196%))
  Logic Levels:           52  (LUT2=7 LUT3=7 LUT4=3 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 185.066 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.701   144.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X66Y113        LUT2 (Prop_lut2_I1_O)        0.326   144.576 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.291   144.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.124   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.827   145.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124   145.941 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.777   146.719    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.124   146.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.433   147.276    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_address[2]
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   147.400 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.373   150.773    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   185.066    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.546    
                         clock uncertainty           -0.183   185.363    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   184.797    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.797    
                         arrival time                        -150.774    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.098ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.359ns  (logic 10.053ns (17.226%)  route 48.306ns (82.774%))
  Logic Levels:           52  (LUT2=6 LUT3=9 LUT4=2 LUT5=15 LUT6=20)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 185.059 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.232   140.745    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124   140.869 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.560   141.430    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X48Y100        LUT5 (Prop_lut5_I0_O)        0.124   141.554 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.912   142.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.124   142.590 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.841   143.431    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.118   143.549 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.755   144.303    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X67Y109        LUT3 (Prop_lut3_I2_O)        0.352   144.655 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.300   144.955    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.332   145.287 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.602   145.889    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.124   146.013 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.875   146.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124   147.012 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.554   147.566    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X64Y93         LUT5 (Prop_lut5_I0_O)        0.124   147.690 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.010   150.700    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.545   185.059    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   185.548    
                         clock uncertainty           -0.183   185.365    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   184.799    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.799    
                         arrival time                        -150.700    
  -------------------------------------------------------------------
                         slack                                 34.098    

Slack (MET) :             34.178ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 rise@186.535ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        58.288ns  (logic 9.499ns (16.297%)  route 48.789ns (83.703%))
  Logic Levels:           51  (LUT2=6 LUT3=8 LUT4=3 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 185.076 - 186.535 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 92.341 - 93.267 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.749 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.982    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.912 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    90.631    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.727 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.614    92.341    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.422    92.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=174, routed)         3.186    95.949    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[7]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.299    96.248 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tcu[2]_i_17/O
                         net (fo=32, routed)          1.450    97.698    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[2]_12
    SLICE_X74Y123        LUT6 (Prop_lut6_I3_O)        0.124    97.822 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0/O
                         net (fo=1, routed)           1.246    99.068    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_22__0_n_2
    SLICE_X71Y124        LUT6 (Prop_lut6_I0_O)        0.124    99.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           0.983   100.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X67Y126        LUT6 (Prop_lut6_I2_O)        0.124   100.299 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.792   102.090    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X66Y110        LUT2 (Prop_lut2_I1_O)        0.150   102.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.487   102.727    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X68Y110        LUT6 (Prop_lut6_I4_O)        0.328   103.055 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.779   103.834    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I1_O)        0.118   103.952 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          0.841   104.793    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X69Y100        LUT2 (Prop_lut2_I1_O)        0.326   105.119 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.849   105.968    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.124   106.092 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.440   106.532    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.124   106.656 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.812   107.468    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124   107.592 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.213   108.805    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.152   108.957 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.589   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y110        LUT6 (Prop_lut6_I4_O)        0.332   109.879 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.401   110.280    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X67Y109        LUT5 (Prop_lut5_I0_O)        0.118   110.398 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.909   111.307    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.321   111.628 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.935   112.562    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.327   112.889 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.750   113.640    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X65Y102        LUT6 (Prop_lut6_I3_O)        0.332   113.972 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.746   114.717    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124   114.841 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.761   115.602    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.124   115.726 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.448   116.175    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X68Y114        LUT6 (Prop_lut6_I0_O)        0.124   116.299 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           1.208   117.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.152   117.659 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           1.258   118.917    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X69Y99         LUT5 (Prop_lut5_I3_O)        0.332   119.249 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         1.540   120.789    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124   120.913 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.076   121.990    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I2_O)        0.124   122.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.040   123.154    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.152   123.306 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.483   123.788    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.326   124.114 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.491   124.605    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   124.729 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.779   125.509    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X66Y107        LUT5 (Prop_lut5_I1_O)        0.116   125.625 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.217   126.842    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X70Y96         LUT5 (Prop_lut5_I1_O)        0.328   127.170 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=78, routed)          1.263   128.433    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_2
    SLICE_X46Y98         LUT5 (Prop_lut5_I3_O)        0.124   128.557 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.903   129.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.124   129.583 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.780   130.364    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   130.488 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.588   131.076    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124   131.200 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.171   131.370    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X66Y110        LUT5 (Prop_lut5_I0_O)        0.124   131.494 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.787   132.281    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X68Y107        LUT5 (Prop_lut5_I1_O)        0.118   132.399 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.715   133.114    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.326   133.440 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.161   133.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124   133.725 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.980   134.705    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124   134.829 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.964   135.792    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124   135.916 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.951   136.868    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X67Y113        LUT2 (Prop_lut2_I1_O)        0.150   137.018 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.154   137.172    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X67Y113        LUT6 (Prop_lut6_I0_O)        0.326   137.498 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.805   138.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X71Y110        LUT4 (Prop_lut4_I2_O)        0.150   138.453 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.735   139.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X69Y98         LUT5 (Prop_lut5_I3_O)        0.326   139.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.378   140.892    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.124   141.016 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.577   141.594    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]_2
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124   141.717 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           1.045   142.763    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X63Y97         LUT6 (Prop_lut6_I2_O)        0.124   142.887 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.916   143.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[1]
    SLICE_X68Y109        LUT4 (Prop_lut4_I0_O)        0.124   143.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.481   144.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124   144.531 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.456   144.987    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X66Y108        LUT3 (Prop_lut3_I1_O)        0.124   145.111 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.337   145.448    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X66Y107        LUT3 (Prop_lut3_I2_O)        0.124   145.572 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32/O
                         net (fo=2, routed)           0.929   146.502    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X64Y97         LUT6 (Prop_lut6_I1_O)        0.124   146.626 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          4.004   150.629    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    186.535   186.535 r  
    E3                                                0.000   186.535 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   186.535    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   187.946 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   189.108    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   181.784 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   183.423    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.514 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   185.076    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   185.556    
                         clock uncertainty           -0.183   185.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   184.807    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        184.807    
                         arrival time                        -150.630    
  -------------------------------------------------------------------
                         slack                                 34.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        1.703ns  (logic 0.116ns (6.811%)  route 1.587ns (93.190%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 92.434 - 93.267 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 91.579 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.736    92.840    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y102        LUT4 (Prop_lut4_I0_O)        0.045    92.885 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.352    93.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X69Y95         LUT4 (Prop_lut4_I0_O)        0.045    93.282 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    93.282    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.840    92.434    debuggerTop/profiler/o_clk_5mhz
    SLICE_X69Y95         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.991    
                         clock uncertainty            0.183    93.174    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.099    93.273    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -93.273    
                         arrival time                          93.282    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_pattern_low_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 92.428 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 92.667 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    92.667    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X57Y92         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.146    92.813 r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[5]/Q
                         net (fo=1, routed)           0.139    92.952    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/Q[5]
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.045    92.997 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data[5]_i_1__2/O
                         net (fo=1, routed)           0.000    92.997    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/p_1_in[5]
    SLICE_X56Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    92.428    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X56Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.680    
                         clock uncertainty            0.183    92.863    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.125    92.988    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.988    
                         arrival time                          92.997    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.668%)  route 0.158ns (45.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 92.431 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 92.669 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.566    92.669    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X59Y95         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.146    92.815 r  debuggerTop/nes/ppu/r_ppuaddr_reg[9]/Q
                         net (fo=3, routed)           0.158    92.973    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[9]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.045    93.018 r  debuggerTop/nes/ppu/r_video_address[9]_i_1/O
                         net (fo=1, routed)           0.000    93.018    debuggerTop/nes/ppu/r_video_address[9]_i_1_n_2
    SLICE_X60Y95         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.837    92.431    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X60Y95         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.254    92.685    
                         clock uncertainty            0.183    92.868    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.125    92.993    debuggerTop/nes/ppu/r_video_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.993    
                         arrival time                          93.018    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.348%)  route 0.309ns (68.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.591    -0.573    debuggerTop/values/o_clk_5mhz
    SLICE_X72Y84         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  debuggerTop/values/r_profiler_sample_index_reg[11]/Q
                         net (fo=4, routed)           0.309    -0.123    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y17         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.904    -0.769    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.516    
                         clock uncertainty            0.183    -0.333    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.150    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.543%)  route 0.144ns (40.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 92.427 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 92.667 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    92.667    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X54Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.167    92.834 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/Q
                         net (fo=2, routed)           0.144    92.978    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg_n_2_[0]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.045    93.023 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data[1]_i_1__2/O
                         net (fo=1, routed)           0.000    93.023    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/p_1_in[1]
    SLICE_X54Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.427    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X54Y92         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.255    92.682    
                         clock uncertainty            0.183    92.865    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.125    92.990    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.990    
                         arrival time                          93.023    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.026%)  route 0.146ns (43.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.591    -0.573    debuggerTop/debugger/o_clk_5mhz
    SLICE_X72Y86         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  debuggerTop/debugger/r_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.146    -0.286    debuggerTop/debugger/r_tx_byte_reg_n_2_[3]
    SLICE_X73Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  debuggerTop/debugger/r_tx_byte[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/spi/r_tx_byte_reg[7]_1[3]
    SLICE_X73Y88         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.865    -0.808    debuggerTop/spi/o_clk_5mhz
    SLICE_X73Y88         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.183    -0.372    
    SLICE_X73Y88         FDCE (Hold_fdce_C_D)         0.091    -0.281    debuggerTop/spi/r_tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_oamaddr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.367ns  (logic 0.191ns (52.031%)  route 0.176ns (47.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 92.421 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.607ns = ( 92.660 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.557    92.660    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y108        FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.146    92.806 r  debuggerTop/nes/ppu/r_oamaddr_reg[2]/Q
                         net (fo=10, routed)          0.176    92.982    debuggerTop/nes/ppu/r_oamaddr_reg_n_2_[2]
    SLICE_X54Y109        LUT5 (Prop_lut5_I3_O)        0.045    93.027 r  debuggerTop/nes/ppu/r_oamaddr[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    93.027    debuggerTop/nes/ppu/r_oamaddr[2]_rep__1_i_1_n_2
    SLICE_X54Y109        FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    92.421    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y109        FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.255    92.676    
                         clock uncertainty            0.183    92.859    
    SLICE_X54Y109        FDCE (Hold_fdce_C_D)         0.125    92.984    debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        -92.984    
                         arrival time                          93.027    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/values/r_nes_reset_n_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.615%)  route 0.168ns (47.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/debugger/r_value_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/debugger/r_value_id_reg[2]/Q
                         net (fo=8, routed)           0.168    -0.292    debuggerTop/debugger/r_value_id[2]
    SLICE_X67Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  debuggerTop/debugger/r_nes_reset_n_i_1/O
                         net (fo=1, routed)           0.000    -0.247    debuggerTop/values/r_nes_reset_n_reg_1
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.183    -0.381    
    SLICE_X67Y84         FDCE (Hold_fdce_C_D)         0.091    -0.290    debuggerTop/values/r_nes_reset_n_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_y_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/ppu/r_video_y_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.162%)  route 0.149ns (43.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 92.423 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 92.662 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.559    92.662    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y100        FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.146    92.808 r  debuggerTop/nes/ppu/r_video_y_reg[0]/Q
                         net (fo=10, routed)          0.149    92.957    debuggerTop/nes/ppu/r_video_y_reg_n_2_[0]
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.045    93.002 r  debuggerTop/nes/ppu/r_video_y[1]_i_1/O
                         net (fo=1, routed)           0.000    93.002    debuggerTop/nes/ppu/r_video_y[1]_i_1_n_2
    SLICE_X52Y100        FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.828    92.423    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y100        FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.675    
                         clock uncertainty            0.183    92.858    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.099    92.957    debuggerTop/nes/ppu/r_video_y_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.957    
                         arrival time                          93.002    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 fall@93.267ns)
  Data Path Delay:        0.376ns  (logic 0.192ns (51.021%)  route 0.184ns (48.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 92.428 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 92.666 - 93.267 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    93.517 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.957    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    91.579 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    92.077    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    92.103 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.563    92.666    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X63Y101        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.146    92.812 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.184    92.996    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X62Y101        LUT5 (Prop_lut5_I2_O)        0.046    93.042 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    93.042    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[3]
    SLICE_X62Y101        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.705 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    94.185    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    91.022 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    91.565    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    91.594 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    92.428    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X62Y101        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.679    
                         clock uncertainty            0.183    92.862    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.135    92.997    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.997    
                         arrival time                          93.042    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.123ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.123ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.214ns  (logic 0.419ns (34.509%)  route 0.795ns (65.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.795     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 38.123    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.767%)  route 0.786ns (65.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.786     1.205    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.815%)  route 0.689ns (62.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.689     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.399ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.094%)  route 0.654ns (58.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.654     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y128        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.399    

Slack (MET) :             38.407ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.369%)  route 0.646ns (58.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.646     1.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 38.407    

Slack (MET) :             38.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.211%)  route 0.624ns (57.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.624     1.080    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y129        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y129        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 38.431    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.028%)  route 0.438ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.438     0.894    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y128        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y128        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 38.617    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.248    -0.506    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.248    -0.506    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.271    -0.483    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.483    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.271    -0.483    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.248    -0.506    
                         clock uncertainty            0.138    -0.368    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.248    -0.506    
                         clock uncertainty            0.138    -0.368    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.581    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.138    38.682    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.277    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.138    38.688    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.138    38.691    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.286    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.248    -0.506    
                         clock uncertainty            0.138    -0.368    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.248    -0.506    
                         clock uncertainty            0.138    -0.368    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.138    -0.345    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.581    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.895ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.132    38.688    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.895    

Slack (MET) :             35.895ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.132    38.688    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.895    

Slack (MET) :             35.895ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.132    38.688    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.895    

Slack (MET) :             35.895ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.572%)  route 2.543ns (81.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          2.036     2.388    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X20Y172        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.668    38.251    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X20Y172        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.569    38.820    
                         clock uncertainty           -0.132    38.688    
    SLICE_X20Y172        FDCE (Recov_fdce_C_CLR)     -0.405    38.283    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 35.895    

Slack (MET) :             36.111ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.111    

Slack (MET) :             36.111ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.580ns (19.916%)  route 2.332ns (80.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.257 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.826     2.178    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X13Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.674    38.257    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X13Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.569    38.826    
                         clock uncertainty           -0.132    38.694    
    SLICE_X13Y170        FDCE (Recov_fdce_C_CLR)     -0.405    38.289    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                 36.111    

Slack (MET) :             36.193ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.132    38.697    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.292    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.193    

Slack (MET) :             36.193ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.132    38.697    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.292    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.193    

Slack (MET) :             36.193ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.132    38.697    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.292    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.193    

Slack (MET) :             36.193ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.470%)  route 2.253ns (79.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.260 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.805    -0.735    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.507     0.228    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.124     0.352 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          1.747     2.099    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X17Y164        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        1.677    38.260    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X17Y164        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.569    38.829    
                         clock uncertainty           -0.132    38.697    
    SLICE_X17Y164        FDCE (Recov_fdce_C_CLR)     -0.405    38.292    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 36.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.248    -0.506    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.200     0.036    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.248    -0.506    
    SLICE_X28Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X34Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X34Y160        FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.271    -0.483    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.483    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y162        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y162        FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.170    -0.208    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y162        LUT1 (Prop_lut1_I0_O)        0.045    -0.163 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=51, routed)          0.307     0.144    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X35Y160        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6259, routed)        0.919    -0.754    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y160        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.271    -0.483    
    SLICE_X35Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.997ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.269ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.580ns (7.969%)  route 6.698ns (92.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.373     6.364    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X64Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.183    92.036    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.634    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.634    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 85.269    

Slack (MET) :             85.274ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 0.580ns (7.974%)  route 6.694ns (92.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.369     6.360    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X65Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X65Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.183    92.036    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.634    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         91.634    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 85.274    

Slack (MET) :             85.340ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (7.999%)  route 6.670ns (92.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 91.735 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.346     6.337    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X69Y116        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.489    91.735    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y116        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.216    
                         clock uncertainty           -0.183    92.033    
    SLICE_X69Y116        FDPE (Recov_fdpe_C_PRE)     -0.356    91.677    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         91.677    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 85.340    

Slack (MET) :             85.342ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.183    92.030    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.628    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.342    

Slack (MET) :             85.342ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.183    92.030    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.628    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.342    

Slack (MET) :             85.425ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.580ns (8.142%)  route 6.544ns (91.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.219     6.210    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]_0
    SLICE_X68Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.183    92.037    
    SLICE_X68Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.635    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]
  -------------------------------------------------------------------
                         required time                         91.635    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 85.425    

Slack (MET) :             85.429ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.215     6.206    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_0
    SLICE_X69Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X69Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.183    92.037    
    SLICE_X69Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.635    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.635    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 85.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.997ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X66Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.449%)  route 2.015ns (91.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y104        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.141ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.017%)  route 2.134ns (91.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.637     1.720    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X69Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X69Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.145ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.261ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.269ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.580ns (7.969%)  route 6.698ns (92.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.373     6.364    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X64Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.183    92.036    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.634    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.634    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 85.269    

Slack (MET) :             85.274ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 0.580ns (7.974%)  route 6.694ns (92.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.369     6.360    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X65Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X65Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.183    92.036    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.634    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         91.634    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 85.274    

Slack (MET) :             85.340ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (7.999%)  route 6.670ns (92.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 91.735 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.346     6.337    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X69Y116        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.489    91.735    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y116        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.216    
                         clock uncertainty           -0.183    92.033    
    SLICE_X69Y116        FDPE (Recov_fdpe_C_PRE)     -0.356    91.677    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         91.677    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 85.340    

Slack (MET) :             85.342ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.183    92.030    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.628    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.342    

Slack (MET) :             85.342ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.183    92.030    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.628    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.342    

Slack (MET) :             85.425ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.580ns (8.142%)  route 6.544ns (91.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.219     6.210    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]_0
    SLICE_X68Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.183    92.037    
    SLICE_X68Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.635    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]
  -------------------------------------------------------------------
                         required time                         91.635    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 85.425    

Slack (MET) :             85.429ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.215     6.206    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_0
    SLICE_X69Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X69Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.183    92.037    
    SLICE_X69Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.635    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.635    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 85.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X66Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X66Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.213    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.449%)  route 2.015ns (91.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y104        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X62Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.215    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.017%)  route 2.134ns (91.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.637     1.720    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X69Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X69Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X69Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.215    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.215    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.201ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.183    92.034    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.678    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         91.678    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.201    

Slack (MET) :             85.269ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.580ns (7.969%)  route 6.698ns (92.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.373     6.364    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X64Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.183    92.036    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.634    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.634    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 85.269    

Slack (MET) :             85.274ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 0.580ns (7.974%)  route 6.694ns (92.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.369     6.360    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X65Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X65Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.183    92.036    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.634    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         91.634    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 85.274    

Slack (MET) :             85.340ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (7.999%)  route 6.670ns (92.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 91.735 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.346     6.337    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X69Y116        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.489    91.735    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y116        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.216    
                         clock uncertainty           -0.183    92.033    
    SLICE_X69Y116        FDPE (Recov_fdpe_C_PRE)     -0.356    91.677    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         91.677    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 85.340    

Slack (MET) :             85.342ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.183    92.030    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.628    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.342    

Slack (MET) :             85.342ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.183    92.030    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.628    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.342    

Slack (MET) :             85.425ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.580ns (8.142%)  route 6.544ns (91.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.219     6.210    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]_0
    SLICE_X68Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.183    92.037    
    SLICE_X68Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.635    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]
  -------------------------------------------------------------------
                         required time                         91.635    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 85.425    

Slack (MET) :             85.429ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.215     6.206    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_0
    SLICE_X69Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X69Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.183    92.037    
    SLICE_X69Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.635    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.635    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 85.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X66Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X66Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.213    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.449%)  route 2.015ns (91.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y104        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X62Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.215    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.017%)  route 2.134ns (91.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.637     1.720    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X69Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X69Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X69Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.183    -0.146    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.238    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.215    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.215    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.997ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.210ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.174    92.043    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.687    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         91.687    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.210    

Slack (MET) :             85.210ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.174    92.043    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.687    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         91.687    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.210    

Slack (MET) :             85.210ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.848%)  route 6.810ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 91.736 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.485     6.477    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.490    91.736    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    92.217    
                         clock uncertainty           -0.174    92.043    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.356    91.687    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         91.687    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 85.210    

Slack (MET) :             85.278ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.580ns (7.969%)  route 6.698ns (92.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.373     6.364    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X64Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X64Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.174    92.045    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.643    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.643    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 85.278    

Slack (MET) :             85.283ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 0.580ns (7.974%)  route 6.694ns (92.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 91.738 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.369     6.360    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X65Y112        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.492    91.738    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X65Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.219    
                         clock uncertainty           -0.174    92.045    
    SLICE_X65Y112        FDCE (Recov_fdce_C_CLR)     -0.402    91.643    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         91.643    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 85.283    

Slack (MET) :             85.349ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (7.999%)  route 6.670ns (92.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 91.735 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.346     6.337    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X69Y116        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.489    91.735    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y116        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.216    
                         clock uncertainty           -0.174    92.042    
    SLICE_X69Y116        FDPE (Recov_fdpe_C_PRE)     -0.356    91.686    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         91.686    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 85.349    

Slack (MET) :             85.351ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.174    92.039    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.637    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         91.637    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.351    

Slack (MET) :             85.351ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.580ns (8.056%)  route 6.619ns (91.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 91.732 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.294     6.286    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X67Y118        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.486    91.732    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y118        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    92.213    
                         clock uncertainty           -0.174    92.039    
    SLICE_X67Y118        FDCE (Recov_fdce_C_CLR)     -0.402    91.637    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         91.637    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 85.351    

Slack (MET) :             85.434ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.580ns (8.142%)  route 6.544ns (91.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.219     6.210    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]_0
    SLICE_X68Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.174    92.046    
    SLICE_X68Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.644    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[2]
  -------------------------------------------------------------------
                         required time                         91.644    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 85.434    

Slack (MET) :             85.438ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            93.267ns  (o_clk_5mhz_clk_wiz_0_1 fall@93.267ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.580ns (8.147%)  route 6.539ns (91.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 91.739 - 93.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.626    -0.914    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.325     0.867    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.991 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         5.215     6.206    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_0
    SLICE_X69Y111        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     93.267    93.267 f  
    E3                                                0.000    93.267 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    93.267    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    94.679 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.840    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    88.517 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    90.156    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.247 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    91.739    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X69Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.480    92.220    
                         clock uncertainty           -0.174    92.046    
    SLICE_X69Y111        FDCE (Recov_fdce_C_CLR)     -0.402    91.644    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.644    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 85.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.997ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X66Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X66Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.449%)  route 2.015ns (91.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y104        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.450%)  route 2.015ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.518     1.601    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X67Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X67Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.141ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.186ns (8.017%)  route 2.134ns (91.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.637     1.720    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X69Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X69Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.145ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.145ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.002%)  route 2.138ns (91.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.641     1.724    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y102        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    -0.838    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y102        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.261ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@93.267ns period=186.535ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.186ns (7.552%)  route 2.277ns (92.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y84         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          0.497     0.038    debuggerTop/values/w_nes_reset_n
    SLICE_X68Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.083 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.780     1.863    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.261    





