-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fftOutData_local2_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fftOutData_local2_0_empty_n : IN STD_LOGIC;
    fftOutData_local2_0_read : OUT STD_LOGIC;
    fftOutData_local2_0_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local2_0_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local2_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fftOutData_local2_1_empty_n : IN STD_LOGIC;
    fftOutData_local2_1_read : OUT STD_LOGIC;
    fftOutData_local2_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fftOutData_local2_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    p_digitReseversedOutputBuff_M_real_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_real_0_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_0_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_digitReseversedOutputBuff_M_real_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_real_1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_1_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_digitReseversedOutputBuff_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_imag_0_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_0_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_digitReseversedOutputBuff_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_imag_1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_1_we0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln171_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal fftOutData_local2_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal fftOutData_local2_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal r21_reg_145 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_M_real_fu_160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_real_reg_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal temp_M_imag_reg_252 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_real_4_fu_174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_real_4_reg_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal temp_M_imag_4_reg_264 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_fu_188_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_270 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln171_reg_275 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_r21_phi_fu_149_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal p_digitReseversedOutputBuff_M_real_0_we0_local : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal temp_M_real_5_fu_237_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_digitReseversedOutputBuff_M_real_0_ce0_local : STD_LOGIC;
    signal p_digitReseversedOutputBuff_M_real_1_we0_local : STD_LOGIC;
    signal temp_M_real_6_fu_230_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_digitReseversedOutputBuff_M_real_1_ce0_local : STD_LOGIC;
    signal p_digitReseversedOutputBuff_M_imag_0_we0_local : STD_LOGIC;
    signal temp_M_imag_5_fu_223_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_digitReseversedOutputBuff_M_imag_0_ce0_local : STD_LOGIC;
    signal p_digitReseversedOutputBuff_M_imag_1_we0_local : STD_LOGIC;
    signal temp_M_imag_6_fu_216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_digitReseversedOutputBuff_M_imag_1_ce0_local : STD_LOGIC;
    signal tmp_fu_208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_155 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= ap_const_boolean_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= ap_const_boolean_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                        ap_block_pp0_stage0_subdone_grp2_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    r21_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln171_reg_275 = ap_const_lv1_0))) then 
                r21_reg_145 <= r_reg_270;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln171_reg_275 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                r21_reg_145 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln171_reg_275 <= icmp_ln171_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_reg_270 <= r_fu_188_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                temp_M_imag_4_reg_264 <= fftOutData_local2_1_dout(31 downto 16);
                temp_M_real_4_reg_258 <= temp_M_real_4_fu_174_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                temp_M_imag_reg_252 <= fftOutData_local2_0_dout(31 downto 16);
                temp_M_real_reg_246 <= temp_M_real_fu_160_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, fftOutData_local2_0_empty_n, fftOutData_local2_1_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (fftOutData_local2_1_empty_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (fftOutData_local2_0_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_start, fftOutData_local2_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (fftOutData_local2_0_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_start, fftOutData_local2_1_empty_n, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (fftOutData_local2_1_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, fftOutData_local2_0_empty_n, fftOutData_local2_1_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (fftOutData_local2_1_empty_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (fftOutData_local2_0_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_start, fftOutData_local2_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (fftOutData_local2_0_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(ap_start, fftOutData_local2_1_empty_n, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (fftOutData_local2_1_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_condition_155_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_155 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln171_reg_275, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln171_reg_275 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_r21_phi_fu_149_p6_assign_proc : process(r21_reg_145, r_reg_270, icmp_ln171_reg_275, ap_condition_155)
    begin
        if ((ap_const_boolean_1 = ap_condition_155)) then
            if ((icmp_ln171_reg_275 = ap_const_lv1_1)) then 
                ap_phi_mux_r21_phi_fu_149_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln171_reg_275 = ap_const_lv1_0)) then 
                ap_phi_mux_r21_phi_fu_149_p6 <= r_reg_270;
            else 
                ap_phi_mux_r21_phi_fu_149_p6 <= r21_reg_145;
            end if;
        else 
            ap_phi_mux_r21_phi_fu_149_p6 <= r21_reg_145;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, icmp_ln171_fu_194_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (icmp_ln171_fu_194_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local2_0_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fftOutData_local2_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_0_blk_n <= fftOutData_local2_0_empty_n;
        else 
            fftOutData_local2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fftOutData_local2_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg_iter0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_0_read <= ap_const_logic_1;
        else 
            fftOutData_local2_0_read <= ap_const_logic_0;
        end if; 
    end process;


    fftOutData_local2_1_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, fftOutData_local2_1_empty_n, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_1_blk_n <= fftOutData_local2_1_empty_n;
        else 
            fftOutData_local2_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fftOutData_local2_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp2_done_reg_iter0, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fftOutData_local2_1_read <= ap_const_logic_1;
        else 
            fftOutData_local2_1_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln171_fu_194_p2 <= "1" when (ap_phi_mux_r21_phi_fu_149_p6 = ap_const_lv9_1FF) else "0";
    p_digitReseversedOutputBuff_M_imag_0_address0 <= zext_ln171_fu_200_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_imag_0_ce0 <= p_digitReseversedOutputBuff_M_imag_0_ce0_local;

    p_digitReseversedOutputBuff_M_imag_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_imag_0_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag_0_d0 <= temp_M_imag_5_fu_223_p3;
    p_digitReseversedOutputBuff_M_imag_0_we0 <= p_digitReseversedOutputBuff_M_imag_0_we0_local;

    p_digitReseversedOutputBuff_M_imag_0_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_imag_0_we0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag_1_address0 <= zext_ln171_fu_200_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_imag_1_ce0 <= p_digitReseversedOutputBuff_M_imag_1_ce0_local;

    p_digitReseversedOutputBuff_M_imag_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_imag_1_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag_1_d0 <= temp_M_imag_6_fu_216_p3;
    p_digitReseversedOutputBuff_M_imag_1_we0 <= p_digitReseversedOutputBuff_M_imag_1_we0_local;

    p_digitReseversedOutputBuff_M_imag_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_imag_1_we0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_0_address0 <= zext_ln171_fu_200_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_real_0_ce0 <= p_digitReseversedOutputBuff_M_real_0_ce0_local;

    p_digitReseversedOutputBuff_M_real_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_real_0_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_0_d0 <= temp_M_real_5_fu_237_p3;
    p_digitReseversedOutputBuff_M_real_0_we0 <= p_digitReseversedOutputBuff_M_real_0_we0_local;

    p_digitReseversedOutputBuff_M_real_0_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_real_0_we0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_1_address0 <= zext_ln171_fu_200_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_real_1_ce0 <= p_digitReseversedOutputBuff_M_real_1_ce0_local;

    p_digitReseversedOutputBuff_M_real_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_real_1_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_1_d0 <= temp_M_real_6_fu_230_p3;
    p_digitReseversedOutputBuff_M_real_1_we0 <= p_digitReseversedOutputBuff_M_real_1_we0_local;

    p_digitReseversedOutputBuff_M_real_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            p_digitReseversedOutputBuff_M_real_1_we0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_188_p2 <= std_logic_vector(unsigned(ap_phi_mux_r21_phi_fu_149_p6) + unsigned(ap_const_lv9_1));
    temp_M_imag_5_fu_223_p3 <= 
        temp_M_imag_4_reg_264 when (tmp_fu_208_p3(0) = '1') else 
        temp_M_imag_reg_252;
    temp_M_imag_6_fu_216_p3 <= 
        temp_M_imag_reg_252 when (tmp_fu_208_p3(0) = '1') else 
        temp_M_imag_4_reg_264;
    temp_M_real_4_fu_174_p1 <= fftOutData_local2_1_dout(16 - 1 downto 0);
    temp_M_real_5_fu_237_p3 <= 
        temp_M_real_4_reg_258 when (tmp_fu_208_p3(0) = '1') else 
        temp_M_real_reg_246;
    temp_M_real_6_fu_230_p3 <= 
        temp_M_real_reg_246 when (tmp_fu_208_p3(0) = '1') else 
        temp_M_real_4_reg_258;
    temp_M_real_fu_160_p1 <= fftOutData_local2_0_dout(16 - 1 downto 0);
    tmp_fu_208_p3 <= r21_reg_145(8 downto 8);
    zext_ln171_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r21_reg_145),64));
end behav;
