

================================================================
== Synthesis Summary Report of 'kernel_nlp_slr0'
================================================================
+ General Information: 
    * Date:           Thu Dec 19 22:13:13 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        kernel_nlp_slr0
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+-------------+--------------+-----+
    |                             Modules                            | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |          |             |              |     |
    |                             & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP   |      FF     |      LUT     | URAM|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+-------------+--------------+-----+
    |+ kernel_nlp_slr0*                                              |     -|  0.00|    11313|  5.142e+04|         -|    10997|      -|  dataflow|  231 (5%)|  728 (8%)|  156855 (6%)|  175727 (13%)|    -|
    | + entry_proc3022                                               |     -|  1.91|        0|      0.000|         -|        0|      -|        no|         -|         -|      3 (~0%)|      38 (~0%)|    -|
    | + load_vp_for_task3                                            |     -|  0.00|       99|    449.955|         -|       99|      -|        no|         -|         -|    795 (~0%)|     144 (~0%)|    -|
    |  o VITIS_LOOP_12_1                                             |     -|  3.32|       97|    440.865|        74|        1|     25|       yes|         -|         -|            -|             -|    -|
    | + load_vA_for_task3                                            |     -|  0.00|    10324|  4.692e+04|         -|    10324|      -|        no|         -|         -|    803 (~0%)|     153 (~0%)|    -|
    |  o VITIS_LOOP_47_1                                             |     -|  3.32|    10322|  4.691e+04|        74|        1|  10250|       yes|         -|         -|            -|             -|    -|
    | + load_vA_for_task1                                            |     -|  0.00|    10474|  4.760e+04|         -|    10474|      -|        no|         -|         -|    804 (~0%)|     162 (~0%)|    -|
    |  o VITIS_LOOP_82_1                                             |     -|  3.32|    10472|  4.760e+04|        74|        1|  10400|       yes|         -|         -|            -|             -|    -|
    | + load_vr_for_task1                                            |     -|  0.00|      100|    454.500|         -|      100|      -|        no|         -|         -|    794 (~0%)|     135 (~0%)|    -|
    |  o VITIS_LOOP_117_1                                            |     -|  3.32|       98|    445.410|        74|        1|     26|       yes|         -|         -|            -|             -|    -|
    | + FT0_level0                                                   |     -|  0.15|    10996|  4.998e+04|         -|    10996|      -|        no|         -|  448 (4%)|   78429 (3%)|    96858 (7%)|    -|
    |  + read_r_FT0                                                  |     -|  1.38|       28|    127.260|         -|       28|      -|        no|         -|         -|     17 (~0%)|      81 (~0%)|    -|
    |   o VITIS_LOOP_410_1                                           |     -|  3.32|       26|    118.170|         2|        1|     26|       yes|         -|         -|            -|             -|    -|
    |  + read_A_FT0                                                  |     -|  1.38|      418|  1.900e+03|         -|      418|      -|        no|         -|         -|     21 (~0%)|      81 (~0%)|    -|
    |   o VITIS_LOOP_482_1                                           |     -|  3.32|      416|  1.891e+03|         2|        1|    416|       yes|         -|         -|            -|             -|    -|
    |  + write_s_FT0                                                 |     -|  2.08|        0|      0.000|         -|        0|      -|        no|         -|         -|      1 (~0%)|      11 (~0%)|    -|
    |  o VITIS_LOOP_254_1                                            |     -|  3.32|    10576|  4.807e+04|       423|        -|     25|        no|         -|         -|            -|             -|    -|
    |   + compute_FT0_level0*                                        |     -|  0.15|      420|  1.909e+03|         -|      420|      -|  dataflow|         -|  448 (4%)|   59423 (2%)|    47841 (3%)|    -|
    |    + entry_proc3021                                            |     -|  1.85|        0|      0.000|         -|        0|      -|        no|         -|         -|      2 (~0%)|     155 (~0%)|    -|
    |    + compute_FT0_level0_Block_entry4_proc                      |     -|  2.61|        0|      0.000|         -|        0|      -|        no|         -|         -|     13 (~0%)|      42 (~0%)|    -|
    |    + read_A_FT0_3                                              |     -|  1.18|      419|  1.904e+03|         -|      419|      -|        no|         -|         -|     26 (~0%)|     130 (~0%)|    -|
    |     + read_A_FT0_3_Pipeline_VITIS_LOOP_482_1                   |     -|  1.38|      418|  1.900e+03|         -|      418|      -|        no|         -|         -|     21 (~0%)|      81 (~0%)|    -|
    |      o VITIS_LOOP_482_1                                        |     -|  3.32|      416|  1.891e+03|         2|        1|    416|       yes|         -|         -|            -|             -|    -|
    |    + task1_intra                                               |     -|  0.15|      130|    590.850|         -|      130|      -|        no|         -|  448 (4%)|   59227 (2%)|    46781 (3%)|    -|
    |     + task1_intra_Pipeline_VITIS_LOOP_340_1                    |     -|  0.15|      104|    472.680|         -|      104|      -|        no|         -|  32 (~0%)|   26718 (1%)|   12881 (~0%)|    -|
    |      o VITIS_LOOP_340_1                                        |    II|  3.32|      102|    463.590|        31|        3|     25|       yes|         -|         -|            -|             -|    -|
    |    + compute_FT0_level0_Block_entry48_proc                     |     -|  1.18|        0|      0.000|         -|        0|      -|        no|         -|         -|      8 (~0%)|      33 (~0%)|    -|
    |    + write_s_FT0_2                                             |     -|  0.62|        0|      0.000|         -|        0|      -|        no|         -|         -|      2 (~0%)|     164 (~0%)|    -|
    | + FT1_level0                                                   |     -|  0.15|    10800|  4.909e+04|         -|    10800|      -|        no|         -|  280 (3%)|   49701 (1%)|    59597 (4%)|    -|
    |  + read_p_FT1                                                  |     -|  1.38|       27|    122.715|         -|       27|      -|        no|         -|         -|     17 (~0%)|      81 (~0%)|    -|
    |   o VITIS_LOOP_562_1                                           |     -|  3.32|       25|    113.625|         2|        1|     25|       yes|         -|         -|            -|             -|    -|
    |  + read_A_FT1                                                  |     -|  0.88|      252|  1.145e+03|         -|      252|      -|        no|         -|         -|     24 (~0%)|     154 (~0%)|    -|
    |   o VITIS_LOOP_634_1_VITIS_LOOP_635_2                          |     -|  3.32|      250|  1.136e+03|         2|        1|    250|       yes|         -|         -|            -|             -|    -|
    |  + write_q_FT1                                                 |     -|  1.84|        7|     31.815|         -|        7|      -|        no|         -|         -|     71 (~0%)|     125 (~0%)|    -|
    |   o VITIS_LOOP_794_1                                           |     -|  3.32|        5|     22.725|         2|        1|      5|       yes|         -|         -|            -|             -|    -|
    |  o VITIS_LOOP_305_1                                            |     -|  3.32|    10538|  4.790e+04|       257|        -|     41|        no|         -|         -|            -|             -|    -|
    |   + compute_FT1_level0*                                        |     -|  0.15|      254|  1.154e+03|         -|      254|      -|  dataflow|         -|  280 (3%)|   37530 (1%)|    28240 (2%)|    -|
    |    + entry_proc                                                |     -|  1.85|        0|      0.000|         -|        0|      -|        no|         -|         -|      2 (~0%)|     101 (~0%)|    -|
    |    + compute_FT1_level0_Block_entry4_proc                      |     -|  2.61|        0|      0.000|         -|        0|      -|        no|         -|         -|     15 (~0%)|      43 (~0%)|    -|
    |    + compute_FT1_level0_Block_entry48_proc                     |     -|  1.19|        0|      0.000|         -|        0|      -|        no|         -|         -|      9 (~0%)|      34 (~0%)|    -|
    |    + read_A_FT1_4                                              |     -|  0.88|      253|  1.150e+03|         -|      253|      -|        no|         -|         -|     29 (~0%)|     204 (~0%)|    -|
    |     + read_A_FT1_4_Pipeline_VITIS_LOOP_634_1_VITIS_LOOP_635_2  |     -|  0.88|      252|  1.145e+03|         -|      252|      -|        no|         -|         -|     24 (~0%)|     154 (~0%)|    -|
    |      o VITIS_LOOP_634_1_VITIS_LOOP_635_2                       |     -|  3.32|      250|  1.136e+03|         2|        1|    250|       yes|         -|         -|            -|             -|    -|
    |    + task3_intra                                               |     -|  0.15|      122|    554.490|         -|      122|      -|        no|         -|  280 (3%)|   36964 (1%)|    27227 (2%)|    -|
    |     + task3_intra_Pipeline_VITIS_LOOP_381_1                    |     -|  0.15|      101|    459.045|         -|      101|      -|        no|         -|  40 (~0%)|  19010 (~0%)|   10417 (~0%)|    -|
    |      o VITIS_LOOP_381_1                                        |    II|  3.32|       99|    449.955|        31|        3|     24|       yes|         -|         -|            -|             -|    -|
    |    + write_q_FT1_1                                             |     -|  1.37|        8|     36.360|         -|        8|      -|        no|         -|         -|    396 (~0%)|     251 (~0%)|    -|
    |     + write_q_FT1_1_Pipeline_VITIS_LOOP_794_1                  |     -|  1.84|        7|     31.815|         -|        7|      -|        no|         -|         -|     71 (~0%)|     125 (~0%)|    -|
    |      o VITIS_LOOP_794_1                                        |     -|  3.32|        5|     22.725|         2|        1|      5|       yes|         -|         -|            -|             -|    -|
    | + store_vs_for_task1                                           |     -|  0.00|       97|    440.865|         -|       97|      -|        no|         -|         -|    786 (~0%)|     165 (~0%)|    -|
    |  o VITIS_LOOP_152_1                                            |     -|  3.32|       95|    431.775|        72|        1|     25|       yes|         -|         -|            -|             -|    -|
    | + store_vq_for_task3                                           |     -|  0.00|      277|  1.259e+03|         -|      277|      -|        no|         -|         -|    344 (~0%)|     174 (~0%)|    -|
    |  o VITIS_LOOP_203_1                                            |     -|  3.32|      275|  1.250e+03|        72|        1|    205|       yes|         -|         -|            -|             -|    -|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface                 | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+---------------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_kernel_vA_for_task1 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vA_for_task3 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vp_for_task3 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vq_for_task3 | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_kernel_vr_for_task1 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vs_for_task1 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+---------------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register       | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | vs_for_task1_1 | 0x10   | 32    | W      | Data signal of vs_for_task1      |                                                                                    |
| s_axi_control | vs_for_task1_2 | 0x14   | 32    | W      | Data signal of vs_for_task1      |                                                                                    |
| s_axi_control | vr_for_task1_1 | 0x1c   | 32    | W      | Data signal of vr_for_task1      |                                                                                    |
| s_axi_control | vr_for_task1_2 | 0x20   | 32    | W      | Data signal of vr_for_task1      |                                                                                    |
| s_axi_control | vA_for_task1_1 | 0x28   | 32    | W      | Data signal of vA_for_task1      |                                                                                    |
| s_axi_control | vA_for_task1_2 | 0x2c   | 32    | W      | Data signal of vA_for_task1      |                                                                                    |
| s_axi_control | vA_for_task3_1 | 0x34   | 32    | W      | Data signal of vA_for_task3      |                                                                                    |
| s_axi_control | vA_for_task3_2 | 0x38   | 32    | W      | Data signal of vA_for_task3      |                                                                                    |
| s_axi_control | vq_for_task3_1 | 0x40   | 32    | W      | Data signal of vq_for_task3      |                                                                                    |
| s_axi_control | vq_for_task3_2 | 0x44   | 32    | W      | Data signal of vq_for_task3      |                                                                                    |
| s_axi_control | vp_for_task3_1 | 0x4c   | 32    | W      | Data signal of vp_for_task3      |                                                                                    |
| s_axi_control | vp_for_task3_2 | 0x50   | 32    | W      | Data signal of vp_for_task3      |                                                                                    |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+--------------------+
| Argument     | Direction | Datatype           |
+--------------+-----------+--------------------+
| vs_for_task1 | out       | vector<float, 16>* |
| vr_for_task1 | in        | vector<float, 16>* |
| vA_for_task1 | in        | vector<float, 16>* |
| vA_for_task3 | in        | vector<float, 16>* |
| vq_for_task3 | out       | vector<float, 2>*  |
| vp_for_task3 | in        | vector<float, 16>* |
+--------------+-----------+--------------------+

* SW-to-HW Mapping
+--------------+---------------------------+-----------+----------+------------------------------------------+
| Argument     | HW Interface              | HW Type   | HW Usage | HW Info                                  |
+--------------+---------------------------+-----------+----------+------------------------------------------+
| vs_for_task1 | m_axi_kernel_vs_for_task1 | interface |          |                                          |
| vs_for_task1 | s_axi_control             | register  | offset   | name=vs_for_task1_1 offset=0x10 range=32 |
| vs_for_task1 | s_axi_control             | register  | offset   | name=vs_for_task1_2 offset=0x14 range=32 |
| vr_for_task1 | m_axi_kernel_vr_for_task1 | interface |          |                                          |
| vr_for_task1 | s_axi_control             | register  | offset   | name=vr_for_task1_1 offset=0x1c range=32 |
| vr_for_task1 | s_axi_control             | register  | offset   | name=vr_for_task1_2 offset=0x20 range=32 |
| vA_for_task1 | m_axi_kernel_vA_for_task1 | interface |          |                                          |
| vA_for_task1 | s_axi_control             | register  | offset   | name=vA_for_task1_1 offset=0x28 range=32 |
| vA_for_task1 | s_axi_control             | register  | offset   | name=vA_for_task1_2 offset=0x2c range=32 |
| vA_for_task3 | m_axi_kernel_vA_for_task3 | interface |          |                                          |
| vA_for_task3 | s_axi_control             | register  | offset   | name=vA_for_task3_1 offset=0x34 range=32 |
| vA_for_task3 | s_axi_control             | register  | offset   | name=vA_for_task3_2 offset=0x38 range=32 |
| vq_for_task3 | m_axi_kernel_vq_for_task3 | interface |          |                                          |
| vq_for_task3 | s_axi_control             | register  | offset   | name=vq_for_task3_1 offset=0x40 range=32 |
| vq_for_task3 | s_axi_control             | register  | offset   | name=vq_for_task3_2 offset=0x44 range=32 |
| vp_for_task3 | m_axi_kernel_vp_for_task3 | interface |          |                                          |
| vp_for_task3 | s_axi_control             | register  | offset   | name=vp_for_task3_1 offset=0x4c range=32 |
| vp_for_task3 | s_axi_control             | register  | offset   | name=vp_for_task3_2 offset=0x50 range=32 |
+--------------+---------------------------+-----------+----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------------------+-----------+--------+-------+------------------+---------------------------------------------------------------------+
| HW Interface              | Direction | Length | Width | Loop             | Loop Location                                                       |
+---------------------------+-----------+--------+-------+------------------+---------------------------------------------------------------------+
| m_axi_kernel_vA_for_task1 | read      | 10400  | 512   | VITIS_LOOP_82_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82:19  |
| m_axi_kernel_vA_for_task3 | read      | 10250  | 512   | VITIS_LOOP_47_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47:19  |
| m_axi_kernel_vp_for_task3 | read      | 25     | 512   | VITIS_LOOP_12_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12:19  |
| m_axi_kernel_vq_for_task3 | write     | 205    | 64    | VITIS_LOOP_203_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203:20 |
| m_axi_kernel_vr_for_task1 | read      | 26     | 512   | VITIS_LOOP_117_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117:20 |
| m_axi_kernel_vs_for_task1 | write     | 25     | 512   | VITIS_LOOP_152_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152:20 |
+---------------------------+-----------+--------+-------+------------------+---------------------------------------------------------------------+

* All M_AXI Variable Accesses
+---------------------------+----------+---------------------------------------------------------------------+-----------+--------------+--------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
| HW Interface              | Variable | Access Location                                                     | Direction | Burst Status | Length | Loop             | Loop Location                                                       | Resolution | Problem                                                                                                  |
+---------------------------+----------+---------------------------------------------------------------------+-----------+--------------+--------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
| m_axi_kernel_vA_for_task1 | vA       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29  | read      | Inferred     | 10400  | VITIS_LOOP_82_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82:19  |            |                                                                                                          |
| m_axi_kernel_vA_for_task1 | vA       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:49:29  | read      | Widen Fail   |        | VITIS_LOOP_82_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:82:19  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vA_for_task3 | vA       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29  | read      | Inferred     | 10250  | VITIS_LOOP_47_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47:19  |            |                                                                                                          |
| m_axi_kernel_vA_for_task3 | vA       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:49:29  | read      | Widen Fail   |        | VITIS_LOOP_47_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:47:19  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vp_for_task3 | vp       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29  | read      | Widen Fail   |        | VITIS_LOOP_12_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12:19  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vp_for_task3 | vp       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29  | read      | Inferred     | 25     | VITIS_LOOP_12_1  | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:12:19  |            |                                                                                                          |
| m_axi_kernel_vq_for_task3 | vq       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:154:8  | write     | Inferred     | 205    | VITIS_LOOP_203_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203:20 |            |                                                                                                          |
| m_axi_kernel_vq_for_task3 | vq       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:205:8  | write     | Widen Fail   |        | VITIS_LOOP_203_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:203:20 | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 1(bytes)                       |
| m_axi_kernel_vr_for_task1 | vr       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:14:29  | read      | Inferred     | 26     | VITIS_LOOP_117_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117:20 |            |                                                                                                          |
| m_axi_kernel_vr_for_task1 | vr       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:119:29 | read      | Widen Fail   |        | VITIS_LOOP_117_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:117:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vs_for_task1 | vs       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:154:8  | write     | Widen Fail   |        | VITIS_LOOP_152_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vs_for_task1 | vs       | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:154:8  | write     | Inferred     | 25     | VITIS_LOOP_152_1 | /scratch/spouget/bicg_MEDIUM_eval_bit_111_shape/src/slr0.cpp:152:20 |            |                                                                                                          |
+---------------------------+----------+---------------------------------------------------------------------+-----------+--------------+--------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                          | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + kernel_nlp_slr0                                             | 728 |        |             |      |         |         |
|  + load_vp_for_task3                                          | 0   |        |             |      |         |         |
|    add_ln12_fu_119_p2                                         |     |        | add_ln12    | add  | fabric  | 0       |
|  + load_vA_for_task3                                          | 0   |        |             |      |         |         |
|    add_ln47_fu_119_p2                                         |     |        | add_ln47    | add  | fabric  | 0       |
|  + load_vA_for_task1                                          | 0   |        |             |      |         |         |
|    add_ln82_fu_119_p2                                         |     |        | add_ln82    | add  | fabric  | 0       |
|  + load_vr_for_task1                                          | 0   |        |             |      |         |         |
|    add_ln117_fu_119_p2                                        |     |        | add_ln117   | add  | fabric  | 0       |
|  + FT0_level0                                                 | 448 |        |             |      |         |         |
|    j0_3_fu_3527_p2                                            |     |        | j0_3        | add  | fabric  | 0       |
|   + read_r_FT0                                                | 0   |        |             |      |         |         |
|     add_ln410_fu_376_p2                                       |     |        | add_ln410   | add  | fabric  | 0       |
|   + read_A_FT0                                                | 0   |        |             |      |         |         |
|     d0_6_fu_3996_p2                                           |     |        | d0_6        | add  | fabric  | 0       |
|   + compute_FT0_level0                                        | 448 |        |             |      |         |         |
|    + compute_FT0_level0_Block_entry4_proc                     | 0   |        |             |      |         |         |
|      add_ln231_fu_18_p2                                       |     |        | add_ln231   | add  | fabric  | 0       |
|    + read_A_FT0_3                                             | 0   |        |             |      |         |         |
|     + read_A_FT0_3_Pipeline_VITIS_LOOP_482_1                  | 0   |        |             |      |         |         |
|       d0_4_fu_3996_p2                                         |     |        | d0_4        | add  | fabric  | 0       |
|    + task1_intra                                              | 448 |        |             |      |         |         |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1381                      | 3   |        | mul         | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1382                      | 3   |        | mul67_s     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1381                      | 3   |        | mul67_16    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1382                      | 3   |        | mul67_17    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1383                      | 3   |        | mul67_18    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1383                      | 3   |        | mul67_19    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1384                      | 3   |        | mul67_20    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1384                      | 3   |        | mul67_21    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1385                      | 3   |        | mul67_22    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1386                      | 3   |        | mul67_23    | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1317                     | 2   |        | tmp         | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1317                     | 2   |        | tmp240      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1318                     | 2   |        | tmp241      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1317                     | 2   |        | tmp239      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1318                     | 2   |        | tmp242      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1319                     | 2   |        | tmp244      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1319                     | 2   |        | tmp245      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1320                     | 2   |        | tmp246      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1318                     | 2   |        | tmp243      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1317                     | 2   |        | add68_s     | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1385                      | 3   |        | mul67_1     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1386                      | 3   |        | mul67_1_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1387                      | 3   |        | mul67_1_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1388                      | 3   |        | mul67_1_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1387                      | 3   |        | mul67_1_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1389                      | 3   |        | mul67_1_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1390                      | 3   |        | mul67_1_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1388                      | 3   |        | mul67_1_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1391                      | 3   |        | mul67_1_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1392                      | 3   |        | mul67_1_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1321                     | 2   |        | tmp247      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1320                     | 2   |        | tmp249      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1322                     | 2   |        | tmp250      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1319                     | 2   |        | tmp248      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1321                     | 2   |        | tmp251      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1323                     | 2   |        | tmp253      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1322                     | 2   |        | tmp254      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1324                     | 2   |        | tmp255      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1320                     | 2   |        | tmp252      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1318                     | 2   |        | add68_1_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1389                      | 3   |        | mul67_2     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1390                      | 3   |        | mul67_2_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1393                      | 3   |        | mul67_2_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1394                      | 3   |        | mul67_2_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1391                      | 3   |        | mul67_2_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1395                      | 3   |        | mul67_2_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1396                      | 3   |        | mul67_2_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1392                      | 3   |        | mul67_2_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1397                      | 3   |        | mul67_2_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1398                      | 3   |        | mul67_2_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1325                     | 2   |        | tmp256      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1323                     | 2   |        | tmp258      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1326                     | 2   |        | tmp259      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1321                     | 2   |        | tmp257      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1324                     | 2   |        | tmp260      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1327                     | 2   |        | tmp262      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1325                     | 2   |        | tmp263      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1328                     | 2   |        | tmp264      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1322                     | 2   |        | tmp261      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1319                     | 2   |        | add68_2_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1393                      | 3   |        | mul67_3     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1394                      | 3   |        | mul67_3_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1399                      | 3   |        | mul67_3_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1400                      | 3   |        | mul67_3_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1395                      | 3   |        | mul67_3_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1401                      | 3   |        | mul67_3_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1402                      | 3   |        | mul67_3_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1396                      | 3   |        | mul67_3_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1403                      | 3   |        | mul67_3_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1404                      | 3   |        | mul67_3_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1329                     | 2   |        | tmp265      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1326                     | 2   |        | tmp267      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1330                     | 2   |        | tmp268      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1323                     | 2   |        | tmp266      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1327                     | 2   |        | tmp269      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1331                     | 2   |        | tmp271      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1328                     | 2   |        | tmp272      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1332                     | 2   |        | tmp273      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1324                     | 2   |        | tmp270      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1320                     | 2   |        | add68_3_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1397                      | 3   |        | mul67_4     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1398                      | 3   |        | mul67_4_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1405                      | 3   |        | mul67_4_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1406                      | 3   |        | mul67_4_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1399                      | 3   |        | mul67_4_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1407                      | 3   |        | mul67_4_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1408                      | 3   |        | mul67_4_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1400                      | 3   |        | mul67_4_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1409                      | 3   |        | mul67_4_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1410                      | 3   |        | mul67_4_9   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1387                      | 2   |        | tmp274      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1329                     | 2   |        | tmp276      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1334                     | 2   |        | tmp277      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1388                      | 2   |        | tmp275      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1330                     | 2   |        | tmp278      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1335                     | 2   |        | tmp280      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1389                      | 2   |        | tmp281      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1336                     | 2   |        | tmp282      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1326                     | 2   |        | tmp279      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1390                      | 2   |        | add68_4_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1401                      | 3   |        | mul67_5     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1402                      | 3   |        | mul67_5_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1411                      | 3   |        | mul67_5_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1412                      | 3   |        | mul67_5_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1403                      | 3   |        | mul67_5_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1413                      | 3   |        | mul67_5_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1414                      | 3   |        | mul67_5_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1404                      | 3   |        | mul67_5_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1415                      | 3   |        | mul67_5_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1416                      | 3   |        | mul67_5_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1359                     | 2   |        | tmp283      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1332                     | 2   |        | tmp285      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1338                     | 2   |        | tmp286      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1360                     | 2   |        | tmp284      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1333                     | 2   |        | tmp287      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1339                     | 2   |        | tmp289      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1334                     | 2   |        | tmp290      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1361                     | 2   |        | tmp291      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1328                     | 2   |        | tmp288      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1324                     | 2   |        | add68_5_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1405                      | 3   |        | mul67_6     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1406                      | 3   |        | mul67_6_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1417                      | 3   |        | mul67_6_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1418                      | 3   |        | mul67_6_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1407                      | 3   |        | mul67_6_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1419                      | 3   |        | mul67_6_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1420                      | 3   |        | mul67_6_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1408                      | 3   |        | mul67_6_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1421                      | 3   |        | mul67_6_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1422                      | 3   |        | mul67_6_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1341                     | 2   |        | tmp292      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1405                      | 2   |        | tmp294      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1342                     | 2   |        | tmp295      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1406                      | 2   |        | tmp293      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1336                     | 2   |        | tmp296      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1407                      | 2   |        | tmp298      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1337                     | 2   |        | tmp299      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1408                      | 2   |        | tmp300      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1330                     | 2   |        | tmp297      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1409                      | 2   |        | add68_6_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1410                      | 3   |        | mul67_7     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1411                      | 3   |        | mul67_7_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1423                      | 3   |        | mul67_7_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1424                      | 3   |        | mul67_7_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1411                      | 3   |        | mul67_7_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1425                      | 3   |        | mul67_7_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1426                      | 3   |        | mul67_7_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1412                      | 3   |        | mul67_7_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1427                      | 3   |        | mul67_7_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1428                      | 3   |        | mul67_7_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1345                     | 2   |        | tmp301      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1338                     | 2   |        | tmp303      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1346                     | 2   |        | tmp304      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1413                      | 2   |        | tmp302      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1339                     | 2   |        | tmp305      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1414                      | 2   |        | tmp307      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1340                     | 2   |        | tmp308      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1415                      | 2   |        | tmp309      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1332                     | 2   |        | tmp306      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1416                      | 2   |        | add68_7_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1417                      | 3   |        | mul67_8     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1418                      | 3   |        | mul67_8_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1429                      | 3   |        | mul67_8_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1430                      | 3   |        | mul67_8_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1421                      | 3   |        | mul67_8_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1431                      | 3   |        | mul67_8_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1432                      | 3   |        | mul67_8_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1424                      | 3   |        | mul67_8_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1433                      | 3   |        | mul67_8_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1434                      | 3   |        | mul67_8_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1349                     | 2   |        | tmp310      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1427                      | 2   |        | tmp312      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1350                     | 2   |        | tmp313      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1428                      | 2   |        | tmp311      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1342                     | 2   |        | tmp314      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1351                     | 2   |        | tmp316      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1367                     | 2   |        | tmp317      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1352                     | 2   |        | tmp318      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1336                     | 2   |        | tmp315      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1368                     | 2   |        | add68_8_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1417                      | 3   |        | mul67_9     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1418                      | 3   |        | mul67_9_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1435                      | 3   |        | mul67_9_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1436                      | 3   |        | mul67_9_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1419                      | 3   |        | mul67_9_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1437                      | 3   |        | mul67_9_5   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1438                      | 3   |        | mul67_9_6   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1431                      | 3   |        | mul67_9_7   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1439                      | 3   |        | mul67_9_8   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1440                      | 3   |        | mul67_9_9   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1353                     | 2   |        | tmp319      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1434                      | 2   |        | tmp321      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1354                     | 2   |        | tmp322      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1435                      | 2   |        | tmp320      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1345                     | 2   |        | tmp323      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1436                      | 2   |        | tmp325      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1346                     | 2   |        | tmp326      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1437                      | 2   |        | tmp327      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1336                     | 2   |        | tmp324      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1438                      | 2   |        | add68_9_9   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1439                      | 3   |        | mul67_10    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1440                      | 3   |        | mul67_10_1  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1441                      | 3   |        | mul67_10_2  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1442                      | 3   |        | mul67_10_3  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1443                      | 3   |        | mul67_10_4  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1444                      | 3   |        | mul67_10_5  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1444                      | 3   |        | mul67_10_6  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1424                      | 3   |        | mul67_10_7  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1445                      | 3   |        | mul67_10_8  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1446                      | 3   |        | mul67_10_9  | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1357                     | 2   |        | tmp328      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1373                     | 2   |        | tmp330      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1358                     | 2   |        | tmp331      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1348                     | 2   |        | tmp329      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1374                     | 2   |        | tmp332      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1359                     | 2   |        | tmp334      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1349                     | 2   |        | tmp335      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1360                     | 2   |        | tmp336      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1338                     | 2   |        | tmp333      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1445                      | 2   |        | add68_10_9  | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1446                      | 3   |        | mul67_11    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1447                      | 3   |        | mul67_11_1  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1448                      | 3   |        | mul67_11_2  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1449                      | 3   |        | mul67_11_3  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1450                      | 3   |        | mul67_11_4  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1451                      | 3   |        | mul67_11_5  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1452                      | 3   |        | mul67_11_6  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1453                      | 3   |        | mul67_11_7  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1454                      | 3   |        | mul67_11_8  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1455                      | 3   |        | mul67_11_9  | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1361                     | 2   |        | tmp337      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1456                      | 2   |        | tmp339      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1362                     | 2   |        | tmp340      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1457                      | 2   |        | tmp338      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1351                     | 2   |        | tmp341      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1458                      | 2   |        | tmp343      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1352                     | 2   |        | tmp344      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1459                      | 2   |        | tmp345      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1340                     | 2   |        | tmp342      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1460                      | 2   |        | add68_11_9  | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1429                      | 3   |        | mul67_12    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1430                      | 3   |        | mul67_12_1  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1453                      | 3   |        | mul67_12_2  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1454                      | 3   |        | mul67_12_3  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1431                      | 3   |        | mul67_12_4  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1455                      | 3   |        | mul67_12_5  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1456                      | 3   |        | mul67_12_6  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1432                      | 3   |        | mul67_12_7  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1461                      | 3   |        | mul67_12_8  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1462                      | 3   |        | mul67_12_9  | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1365                     | 2   |        | tmp346      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1463                      | 2   |        | tmp348      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1366                     | 2   |        | tmp349      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1464                      | 2   |        | tmp347      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1354                     | 2   |        | tmp350      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1465                      | 2   |        | tmp352      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1355                     | 2   |        | tmp353      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1466                      | 2   |        | tmp354      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1342                     | 2   |        | tmp351      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1381                      | 2   |        | add68_12_9  | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1433                      | 3   |        | mul67_13    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1434                      | 3   |        | mul67_13_1  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1459                      | 3   |        | mul67_13_2  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1460                      | 3   |        | mul67_13_3  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1435                      | 3   |        | mul67_13_4  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1461                      | 3   |        | mul67_13_5  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1462                      | 3   |        | mul67_13_6  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1436                      | 3   |        | mul67_13_7  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1463                      | 3   |        | mul67_13_8  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1464                      | 3   |        | mul67_13_9  | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1379                     | 2   |        | tmp355      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1359                     | 2   |        | tmp357      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1370                     | 2   |        | tmp358      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1360                     | 2   |        | tmp356      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1380                     | 2   |        | tmp359      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1371                     | 2   |        | tmp361      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1358                     | 2   |        | tmp362      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1372                     | 2   |        | tmp363      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1344                     | 2   |        | tmp360      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1330                     | 2   |        | add68_13_9  | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1437                      | 3   |        | mul67_14    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1438                      | 3   |        | mul67_14_1  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1465                      | 3   |        | mul67_14_2  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1466                      | 3   |        | mul67_14_3  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1439                      | 3   |        | mul67_14_4  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1467                      | 3   |        | mul67_14_5  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1468                      | 3   |        | mul67_14_6  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1440                      | 3   |        | mul67_14_7  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1469                      | 3   |        | mul67_14_8  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1470                      | 3   |        | mul67_14_9  | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1373                     | 2   |        | tmp364      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1399                      | 2   |        | tmp366      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1374                     | 2   |        | tmp367      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1400                      | 2   |        | tmp365      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1360                     | 2   |        | tmp368      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1401                      | 2   |        | tmp370      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1361                     | 2   |        | tmp371      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1402                      | 2   |        | tmp372      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1346                     | 2   |        | tmp369      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1403                      | 2   |        | add68_14_9  | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1441                      | 3   |        | mul67_15    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1442                      | 3   |        | mul67_15_1  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1471                      | 3   |        | mul67_15_2  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1472                      | 3   |        | mul67_15_3  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1443                      | 3   |        | mul67_15_4  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1473                      | 3   |        | mul67_15_5  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1474                      | 3   |        | mul67_15_6  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1444                      | 3   |        | mul67_15_7  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1475                      | 3   |        | mul67_15_8  | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1476                      | 3   |        | mul67_15_9  | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1377                     | 2   |        | tmp373      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1362                     | 2   |        | tmp375      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1378                     | 2   |        | tmp376      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1407                      | 2   |        | tmp374      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1363                     | 2   |        | tmp377      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1408                      | 2   |        | tmp379      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1364                     | 2   |        | tmp380      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1409                      | 2   |        | tmp381      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1348                     | 2   |        | tmp378      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1410                      | 2   |        | add68_15_9  | fadd | fulldsp | 4       |
|     + task1_intra_Pipeline_VITIS_LOOP_340_1                   | 32  |        |             |      |         |         |
|       add_ln340_fu_5404_p2                                    |     |        | add_ln340   | add  | fabric  | 0       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U903                     | 2   |        | tmp         | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U904                     | 2   |        | tmp22       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U915                     | 2   |        | tmp_s       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U919                       |     |        | add24_s     | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U905                     | 2   |        | tmp29       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U906                     | 2   |        | tmp36       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U916                     | 2   |        | tmp_1       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U920                       |     |        | add24_1_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U907                     | 2   |        | tmp43       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U908                     | 2   |        | tmp50       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U917                     | 2   |        | tmp_2       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U921                       |     |        | add24_2_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U909                     | 2   |        | tmp57       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U910                     | 2   |        | tmp64       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U918                     | 2   |        | tmp_3       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U922                       |     |        | add24_3_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U911                     | 2   |        | tmp71       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U912                     | 2   |        | tmp78       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U913                     | 2   |        | tmp_4       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U919                       |     |        | add24_4_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U903                     | 2   |        | tmp92       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U914                     | 2   |        | tmp_5       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U920                       |     |        | add24_5_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U904                     | 2   |        | tmp99       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U905                     | 2   |        | tmp106      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U915                     | 2   |        | tmp_6       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U921                       |     |        | add24_6_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U906                     | 2   |        | tmp113      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U907                     | 2   |        | tmp120      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U916                     | 2   |        | tmp_7       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U922                       |     |        | add24_7_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U908                     | 2   |        | tmp127      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U909                     | 2   |        | tmp134      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U917                     | 2   |        | tmp_8       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U923                       |     |        | add24_8_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U910                     | 2   |        | tmp141      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U911                     | 2   |        | tmp148      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U918                     | 2   |        | tmp_9       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U924                       |     |        | add24_9_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U912                     | 2   |        | tmp155      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U903                     | 2   |        | tmp163      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U904                     | 2   |        | tmp162      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U913                     | 2   |        | tmp_10      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U919                       |     |        | add24_10_s  | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U905                     | 2   |        | tmp169      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U906                     | 2   |        | tmp176      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U914                     | 2   |        | tmp_11      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U920                       |     |        | add24_11_s  | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U907                     | 2   |        | tmp183      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U908                     | 2   |        | tmp190      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U915                     | 2   |        | tmp_12      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U921                       |     |        | add24_12_s  | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U909                     | 2   |        | tmp197      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U910                     | 2   |        | tmp204      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U916                     | 2   |        | tmp_13      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U922                       |     |        | add24_13_s  | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U911                     | 2   |        | tmp211      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U912                     | 2   |        | tmp218      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U917                     | 2   |        | tmp_14      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U923                       |     |        | add24_14_s  | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U913                     | 2   |        | tmp225      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U914                     | 2   |        | tmp232      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U918                     | 2   |        | tmp_15      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U924                       |     |        | add24_15_s  | fadd | fabric  | 3       |
|    + compute_FT0_level0_Block_entry48_proc                    | 0   |        |             |      |         |         |
|      add_ln234_fu_12_p2                                       |     |        | add_ln234   | add  | fabric  | 0       |
|  + FT1_level0                                                 | 280 |        |             |      |         |         |
|    i0_3_fu_2339_p2                                            |     |        | i0_3        | add  | fabric  | 0       |
|   + read_p_FT1                                                | 0   |        |             |      |         |         |
|     add_ln562_fu_376_p2                                       |     |        | add_ln562   | add  | fabric  | 0       |
|   + read_A_FT1                                                | 0   |        |             |      |         |         |
|     add_ln634_fu_2568_p2                                      |     |        | add_ln634   | add  | fabric  | 0       |
|     add_ln634_2_fu_2599_p2                                    |     |        | add_ln634_2 | add  | fabric  | 0       |
|     add_ln635_fu_3165_p2                                      |     |        | add_ln635   | add  | fabric  | 0       |
|   + compute_FT1_level0                                        | 280 |        |             |      |         |         |
|    + compute_FT1_level0_Block_entry4_proc                     | 0   |        |             |      |         |         |
|      add_ln282_fu_18_p2                                       |     |        | add_ln282   | add  | fabric  | 0       |
|    + compute_FT1_level0_Block_entry48_proc                    | 0   |        |             |      |         |         |
|      add_ln285_fu_12_p2                                       |     |        | add_ln285   | add  | fabric  | 0       |
|    + read_A_FT1_4                                             | 0   |        |             |      |         |         |
|     + read_A_FT1_4_Pipeline_VITIS_LOOP_634_1_VITIS_LOOP_635_2 | 0   |        |             |      |         |         |
|       add_ln634_fu_2568_p2                                    |     |        | add_ln634   | add  | fabric  | 0       |
|       add_ln634_1_fu_2599_p2                                  |     |        | add_ln634_1 | add  | fabric  | 0       |
|       add_ln635_fu_3165_p2                                    |     |        | add_ln635   | add  | fabric  | 0       |
|    + task3_intra                                              | 280 |        |             |      |         |         |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3409                      | 3   |        | mul         | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3410                      | 3   |        | mul67_s     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3411                      | 3   |        | mul67_10    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3412                      | 3   |        | mul67_11    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3413                      | 3   |        | mul67_12    | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3414                      | 3   |        | mul67_13    | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3379                     | 2   |        | tmp1        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3379                     | 2   |        | tmp2        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3380                     | 2   |        | tmp3        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3381                     | 2   |        | tmp4        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3380                     | 2   |        | tmp5        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3379                     | 2   |        | add68_s     | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3415                      | 3   |        | mul67_1     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3416                      | 3   |        | mul67_1_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3417                      | 3   |        | mul67_1_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3418                      | 3   |        | mul67_1_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3419                      | 3   |        | mul67_1_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3420                      | 3   |        | mul67_1_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3382                     | 2   |        | tmp6        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3381                     | 2   |        | tmp7        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3383                     | 2   |        | tmp8        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3384                     | 2   |        | tmp9        | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3382                     | 2   |        | tmp         | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3380                     | 2   |        | add68_1_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3421                      | 3   |        | mul67_2     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3422                      | 3   |        | mul67_2_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3423                      | 3   |        | mul67_2_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3424                      | 3   |        | mul67_2_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3425                      | 3   |        | mul67_2_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3426                      | 3   |        | mul67_2_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3385                     | 2   |        | tmp140      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3383                     | 2   |        | tmp141      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3386                     | 2   |        | tmp142      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3387                     | 2   |        | tmp143      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3384                     | 2   |        | tmp144      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3381                     | 2   |        | add68_2_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3427                      | 3   |        | mul67_3     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3428                      | 3   |        | mul67_3_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3429                      | 3   |        | mul67_3_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3430                      | 3   |        | mul67_3_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3431                      | 3   |        | mul67_3_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3432                      | 3   |        | mul67_3_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3388                     | 2   |        | tmp145      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3385                     | 2   |        | tmp146      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3389                     | 2   |        | tmp147      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3390                     | 2   |        | tmp148      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3386                     | 2   |        | tmp149      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3382                     | 2   |        | add68_3_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3433                      | 3   |        | mul67_4     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3434                      | 3   |        | mul67_4_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3435                      | 3   |        | mul67_4_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3436                      | 3   |        | mul67_4_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3437                      | 3   |        | mul67_4_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3438                      | 3   |        | mul67_4_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3391                     | 2   |        | tmp150      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3387                     | 2   |        | tmp151      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3392                     | 2   |        | tmp152      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3393                     | 2   |        | tmp153      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3388                     | 2   |        | tmp154      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3383                     | 2   |        | add68_4_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3439                      | 3   |        | mul67_5     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3440                      | 3   |        | mul67_5_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3441                      | 3   |        | mul67_5_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3442                      | 3   |        | mul67_5_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3443                      | 3   |        | mul67_5_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3444                      | 3   |        | mul67_5_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3394                     | 2   |        | tmp155      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3389                     | 2   |        | tmp156      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3395                     | 2   |        | tmp157      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3396                     | 2   |        | tmp158      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3390                     | 2   |        | tmp159      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3384                     | 2   |        | add68_5_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3445                      | 3   |        | mul67_6     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3446                      | 3   |        | mul67_6_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3447                      | 3   |        | mul67_6_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3448                      | 3   |        | mul67_6_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3449                      | 3   |        | mul67_6_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3450                      | 3   |        | mul67_6_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3397                     | 2   |        | tmp160      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3391                     | 2   |        | tmp161      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3398                     | 2   |        | tmp162      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3399                     | 2   |        | tmp163      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3392                     | 2   |        | tmp164      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3385                     | 2   |        | add68_6_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3451                      | 3   |        | mul67_7     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3452                      | 3   |        | mul67_7_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3453                      | 3   |        | mul67_7_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3454                      | 3   |        | mul67_7_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3455                      | 3   |        | mul67_7_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3456                      | 3   |        | mul67_7_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3400                     | 2   |        | tmp165      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3393                     | 2   |        | tmp166      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3413                      | 2   |        | tmp167      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3402                     | 2   |        | tmp168      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3394                     | 2   |        | tmp169      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3414                      | 2   |        | add68_7_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3457                      | 3   |        | mul67_8     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3458                      | 3   |        | mul67_8_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3459                      | 3   |        | mul67_8_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3460                      | 3   |        | mul67_8_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3461                      | 3   |        | mul67_8_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3462                      | 3   |        | mul67_8_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3403                     | 2   |        | tmp170      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3395                     | 2   |        | tmp171      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3419                      | 2   |        | tmp172      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3405                     | 2   |        | tmp173      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3396                     | 2   |        | tmp174      | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3420                      | 2   |        | add68_8_5   | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3463                      | 3   |        | mul67_9     | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3464                      | 3   |        | mul67_9_1   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3465                      | 3   |        | mul67_9_2   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3466                      | 3   |        | mul67_9_3   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3467                      | 3   |        | mul67_9_4   | fmul | maxdsp  | 3       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U3468                      | 3   |        | mul67_9_5   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3406                     | 2   |        | tmp175      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3397                     | 2   |        | tmp176      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3407                     | 2   |        | tmp177      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3408                     | 2   |        | tmp178      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3398                     | 2   |        | tmp179      | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U3406                     | 2   |        | add68_9_5   | fadd | fulldsp | 4       |
|     + task3_intra_Pipeline_VITIS_LOOP_381_1                   | 40  |        |             |      |         |         |
|       add_ln381_fu_3488_p2                                    |     |        | add_ln381   | add  | fabric  | 0       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3115                    | 2   |        | tmp         | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3116                    | 2   |        | tmp13       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3123                    | 2   |        | tmp_s       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3125                      |     |        | add24_s     | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3105                    | 2   |        | tmp16       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3106                    | 2   |        | tmp19       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3117                    | 2   |        | tmp20       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3107                    | 2   |        | tmp23       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3108                    | 2   |        | tmp26       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3118                    | 2   |        | tmp27       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3124                    | 2   |        | tmp_1       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3126                      |     |        | add24_1_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3109                    | 2   |        | tmp30       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3110                    | 2   |        | tmp33       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3119                    | 2   |        | tmp34       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3111                    | 2   |        | tmp37       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3112                    | 2   |        | tmp40       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3120                    | 2   |        | tmp41       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3121                    | 2   |        | tmp_2       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3125                      |     |        | add24_2_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3113                    | 2   |        | tmp44       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3114                    | 2   |        | tmp48       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3115                    | 2   |        | tmp55       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3122                    | 2   |        | tmp_3       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3126                      |     |        | add24_3_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3105                    | 2   |        | tmp58       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3106                    | 2   |        | tmp61       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3116                    | 2   |        | tmp62       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3107                    | 2   |        | tmp65       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3108                    | 2   |        | tmp68       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3117                    | 2   |        | tmp69       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3123                    | 2   |        | tmp_4       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3127                      |     |        | add24_4_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3109                    | 2   |        | tmp72       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3110                    | 2   |        | tmp75       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3118                    | 2   |        | tmp76       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3111                    | 2   |        | tmp79       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3112                    | 2   |        | tmp82       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3119                    | 2   |        | tmp83       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3124                    | 2   |        | tmp_5       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3128                      |     |        | add24_5_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3113                    | 2   |        | tmp86       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3114                    | 2   |        | tmp89       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3120                    | 2   |        | tmp90       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3115                    | 2   |        | tmp93       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3116                    | 2   |        | tmp97       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3121                    | 2   |        | tmp_6       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3125                      |     |        | add24_6_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3117                    | 2   |        | tmp104      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3105                    | 2   |        | tmp107      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3106                    | 2   |        | tmp110      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3118                    | 2   |        | tmp111      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3122                    | 2   |        | tmp_7       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3126                      |     |        | add24_7_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3107                    | 2   |        | tmp114      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3108                    | 2   |        | tmp117      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3119                    | 2   |        | tmp118      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3109                    | 2   |        | tmp121      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3110                    | 2   |        | tmp124      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3120                    | 2   |        | tmp125      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3123                    | 2   |        | tmp_8       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3127                      |     |        | add24_8_s   | fadd | fabric  | 3       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3111                    | 2   |        | tmp128      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3112                    | 2   |        | tmp131      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3121                    | 2   |        | tmp132      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3113                    | 2   |        | tmp135      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3114                    | 2   |        | tmp138      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3122                    | 2   |        | tmp139      | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_5_full_dsp_1_U3124                    | 2   |        | tmp_9       | fadd | fulldsp | 4       |
|       fadd_32ns_32ns_32_4_no_dsp_1_U3128                      |     |        | add24_9_s   | fadd | fabric  | 3       |
|    + write_q_FT1_1                                            | 0   |        |             |      |         |         |
|     + write_q_FT1_1_Pipeline_VITIS_LOOP_794_1                 | 0   |        |             |      |         |         |
|       add_ln794_fu_207_p2                                     |     |        | add_ln794   | add  | fabric  | 0       |
|   + write_q_FT1                                               | 0   |        |             |      |         |         |
|     add_ln794_fu_207_p2                                       |     |        | add_ln794   | add  | fabric  | 0       |
|  + store_vs_for_task1                                         | 0   |        |             |      |         |         |
|    add_ln152_fu_142_p2                                        |     |        | add_ln152   | add  | fabric  | 0       |
|  + store_vq_for_task3                                         | 0   |        |             |      |         |         |
|    add_ln203_fu_142_p2                                        |     |        | add_ln203   | add  | fabric  | 0       |
+---------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------+--------------+-------------+------+------+--------+----------------------------+--------+---------+------------------+
| Name                           | Usage        | Type        | BRAM | URAM | Pragma | Variable                   | Impl   | Latency | Bitwidth, Depth, |
|                                |              |             |      |      |        |                            |        |         | Banks            |
+--------------------------------+--------------+-------------+------+------+--------+----------------------------+--------+---------+------------------+
| + kernel_nlp_slr0              |              |             | 231  | 0    |        |                            |        |         |                  |
|   control_s_axi_U              | interface    | s_axilite   |      |      |        |                            |        |         |                  |
|   kernel_vA_for_task1_m_axi_U  | interface    | m_axi       | 30   |      |        |                            |        |         |                  |
|   kernel_vA_for_task3_m_axi_U  | interface    | m_axi       | 30   |      |        |                            |        |         |                  |
|   kernel_vp_for_task3_m_axi_U  | interface    | m_axi       | 30   |      |        |                            |        |         |                  |
|   kernel_vq_for_task3_m_axi_U  | interface    | m_axi       | 4    |      |        |                            |        |         |                  |
|   kernel_vr_for_task1_m_axi_U  | interface    | m_axi       | 30   |      |        |                            |        |         |                  |
|   kernel_vs_for_task1_m_axi_U  | interface    | m_axi       | 30   |      |        |                            |        |         |                  |
|   vs_for_task1_c_U             | fifo channel | scalar prop |      |      |        | vs_for_task1_c             | srl    | 0       | 64, 4, 1         |
|   vq_for_task3_c_U             | fifo channel | scalar prop |      |      |        | vq_for_task3_c             | srl    | 0       | 64, 4, 1         |
|   fifo_p_from_off_chip_to_S3_U | fifo channel | stream      | 15   |      |        | fifo_p_from_off_chip_to_S3 | memory | 0       | 512, 1024, 1     |
|   fifo_A_from_off_chip_to_S3_U | fifo channel | stream      | 15   |      |        | fifo_A_from_off_chip_to_S3 | memory | 0       | 512, 1024, 1     |
|   fifo_A_from_off_chip_to_S1_U | fifo channel | stream      | 15   |      |        | fifo_A_from_off_chip_to_S1 | memory | 0       | 512, 1024, 1     |
|   fifo_r_from_off_chip_to_S1_U | fifo channel | stream      | 15   |      |        | fifo_r_from_off_chip_to_S1 | memory | 0       | 512, 1024, 1     |
|   fifo_s_to_off_chip_U         | fifo channel | stream      | 15   |      |        | fifo_s_to_off_chip         | memory | 0       | 512, 1024, 1     |
|   fifo_q_to_off_chip_U         | fifo channel | stream      | 2    |      |        | fifo_q_to_off_chip         | memory | 0       | 64, 1024, 1      |
|  + FT0_level0                  |              |             | 0    | 0    |        |                            |        |         |                  |
|    A_0_0_U                     | ram_1p array |             |      |      |        | A_0_0                      | auto   | 1       | 32, 26, 1        |
|    A_0_0_160_U                 | ram_1p array |             |      |      |        | A_0_0_160                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_161_U                 | ram_1p array |             |      |      |        | A_0_0_161                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_162_U                 | ram_1p array |             |      |      |        | A_0_0_162                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_163_U                 | ram_1p array |             |      |      |        | A_0_0_163                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_164_U                 | ram_1p array |             |      |      |        | A_0_0_164                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_165_U                 | ram_1p array |             |      |      |        | A_0_0_165                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_166_U                 | ram_1p array |             |      |      |        | A_0_0_166                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_167_U                 | ram_1p array |             |      |      |        | A_0_0_167                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_168_U                 | ram_1p array |             |      |      |        | A_0_0_168                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_169_U                 | ram_1p array |             |      |      |        | A_0_0_169                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_170_U                 | ram_1p array |             |      |      |        | A_0_0_170                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_171_U                 | ram_1p array |             |      |      |        | A_0_0_171                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_172_U                 | ram_1p array |             |      |      |        | A_0_0_172                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_173_U                 | ram_1p array |             |      |      |        | A_0_0_173                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_174_U                 | ram_1p array |             |      |      |        | A_0_0_174                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_175_U                 | ram_1p array |             |      |      |        | A_0_0_175                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_176_U                 | ram_1p array |             |      |      |        | A_0_0_176                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_177_U                 | ram_1p array |             |      |      |        | A_0_0_177                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_178_U                 | ram_1p array |             |      |      |        | A_0_0_178                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_179_U                 | ram_1p array |             |      |      |        | A_0_0_179                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_180_U                 | ram_1p array |             |      |      |        | A_0_0_180                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_181_U                 | ram_1p array |             |      |      |        | A_0_0_181                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_182_U                 | ram_1p array |             |      |      |        | A_0_0_182                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_183_U                 | ram_1p array |             |      |      |        | A_0_0_183                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_184_U                 | ram_1p array |             |      |      |        | A_0_0_184                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_185_U                 | ram_1p array |             |      |      |        | A_0_0_185                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_186_U                 | ram_1p array |             |      |      |        | A_0_0_186                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_187_U                 | ram_1p array |             |      |      |        | A_0_0_187                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_188_U                 | ram_1p array |             |      |      |        | A_0_0_188                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_189_U                 | ram_1p array |             |      |      |        | A_0_0_189                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_190_U                 | ram_1p array |             |      |      |        | A_0_0_190                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_191_U                 | ram_1p array |             |      |      |        | A_0_0_191                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_192_U                 | ram_1p array |             |      |      |        | A_0_0_192                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_193_U                 | ram_1p array |             |      |      |        | A_0_0_193                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_194_U                 | ram_1p array |             |      |      |        | A_0_0_194                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_195_U                 | ram_1p array |             |      |      |        | A_0_0_195                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_196_U                 | ram_1p array |             |      |      |        | A_0_0_196                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_197_U                 | ram_1p array |             |      |      |        | A_0_0_197                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_198_U                 | ram_1p array |             |      |      |        | A_0_0_198                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_199_U                 | ram_1p array |             |      |      |        | A_0_0_199                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_200_U                 | ram_1p array |             |      |      |        | A_0_0_200                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_201_U                 | ram_1p array |             |      |      |        | A_0_0_201                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_202_U                 | ram_1p array |             |      |      |        | A_0_0_202                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_203_U                 | ram_1p array |             |      |      |        | A_0_0_203                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_204_U                 | ram_1p array |             |      |      |        | A_0_0_204                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_205_U                 | ram_1p array |             |      |      |        | A_0_0_205                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_206_U                 | ram_1p array |             |      |      |        | A_0_0_206                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_207_U                 | ram_1p array |             |      |      |        | A_0_0_207                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_208_U                 | ram_1p array |             |      |      |        | A_0_0_208                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_209_U                 | ram_1p array |             |      |      |        | A_0_0_209                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_210_U                 | ram_1p array |             |      |      |        | A_0_0_210                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_211_U                 | ram_1p array |             |      |      |        | A_0_0_211                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_212_U                 | ram_1p array |             |      |      |        | A_0_0_212                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_213_U                 | ram_1p array |             |      |      |        | A_0_0_213                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_214_U                 | ram_1p array |             |      |      |        | A_0_0_214                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_215_U                 | ram_1p array |             |      |      |        | A_0_0_215                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_216_U                 | ram_1p array |             |      |      |        | A_0_0_216                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_217_U                 | ram_1p array |             |      |      |        | A_0_0_217                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_218_U                 | ram_1p array |             |      |      |        | A_0_0_218                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_219_U                 | ram_1p array |             |      |      |        | A_0_0_219                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_220_U                 | ram_1p array |             |      |      |        | A_0_0_220                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_221_U                 | ram_1p array |             |      |      |        | A_0_0_221                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_222_U                 | ram_1p array |             |      |      |        | A_0_0_222                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_223_U                 | ram_1p array |             |      |      |        | A_0_0_223                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_224_U                 | ram_1p array |             |      |      |        | A_0_0_224                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_225_U                 | ram_1p array |             |      |      |        | A_0_0_225                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_226_U                 | ram_1p array |             |      |      |        | A_0_0_226                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_227_U                 | ram_1p array |             |      |      |        | A_0_0_227                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_228_U                 | ram_1p array |             |      |      |        | A_0_0_228                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_229_U                 | ram_1p array |             |      |      |        | A_0_0_229                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_230_U                 | ram_1p array |             |      |      |        | A_0_0_230                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_231_U                 | ram_1p array |             |      |      |        | A_0_0_231                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_232_U                 | ram_1p array |             |      |      |        | A_0_0_232                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_233_U                 | ram_1p array |             |      |      |        | A_0_0_233                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_234_U                 | ram_1p array |             |      |      |        | A_0_0_234                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_235_U                 | ram_1p array |             |      |      |        | A_0_0_235                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_236_U                 | ram_1p array |             |      |      |        | A_0_0_236                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_237_U                 | ram_1p array |             |      |      |        | A_0_0_237                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_238_U                 | ram_1p array |             |      |      |        | A_0_0_238                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_239_U                 | ram_1p array |             |      |      |        | A_0_0_239                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_240_U                 | ram_1p array |             |      |      |        | A_0_0_240                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_241_U                 | ram_1p array |             |      |      |        | A_0_0_241                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_242_U                 | ram_1p array |             |      |      |        | A_0_0_242                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_243_U                 | ram_1p array |             |      |      |        | A_0_0_243                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_244_U                 | ram_1p array |             |      |      |        | A_0_0_244                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_245_U                 | ram_1p array |             |      |      |        | A_0_0_245                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_246_U                 | ram_1p array |             |      |      |        | A_0_0_246                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_247_U                 | ram_1p array |             |      |      |        | A_0_0_247                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_248_U                 | ram_1p array |             |      |      |        | A_0_0_248                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_249_U                 | ram_1p array |             |      |      |        | A_0_0_249                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_250_U                 | ram_1p array |             |      |      |        | A_0_0_250                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_251_U                 | ram_1p array |             |      |      |        | A_0_0_251                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_252_U                 | ram_1p array |             |      |      |        | A_0_0_252                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_253_U                 | ram_1p array |             |      |      |        | A_0_0_253                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_254_U                 | ram_1p array |             |      |      |        | A_0_0_254                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_255_U                 | ram_1p array |             |      |      |        | A_0_0_255                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_256_U                 | ram_1p array |             |      |      |        | A_0_0_256                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_257_U                 | ram_1p array |             |      |      |        | A_0_0_257                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_258_U                 | ram_1p array |             |      |      |        | A_0_0_258                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_259_U                 | ram_1p array |             |      |      |        | A_0_0_259                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_260_U                 | ram_1p array |             |      |      |        | A_0_0_260                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_261_U                 | ram_1p array |             |      |      |        | A_0_0_261                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_262_U                 | ram_1p array |             |      |      |        | A_0_0_262                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_263_U                 | ram_1p array |             |      |      |        | A_0_0_263                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_264_U                 | ram_1p array |             |      |      |        | A_0_0_264                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_265_U                 | ram_1p array |             |      |      |        | A_0_0_265                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_266_U                 | ram_1p array |             |      |      |        | A_0_0_266                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_267_U                 | ram_1p array |             |      |      |        | A_0_0_267                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_268_U                 | ram_1p array |             |      |      |        | A_0_0_268                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_269_U                 | ram_1p array |             |      |      |        | A_0_0_269                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_270_U                 | ram_1p array |             |      |      |        | A_0_0_270                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_271_U                 | ram_1p array |             |      |      |        | A_0_0_271                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_272_U                 | ram_1p array |             |      |      |        | A_0_0_272                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_273_U                 | ram_1p array |             |      |      |        | A_0_0_273                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_274_U                 | ram_1p array |             |      |      |        | A_0_0_274                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_275_U                 | ram_1p array |             |      |      |        | A_0_0_275                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_276_U                 | ram_1p array |             |      |      |        | A_0_0_276                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_277_U                 | ram_1p array |             |      |      |        | A_0_0_277                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_278_U                 | ram_1p array |             |      |      |        | A_0_0_278                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_279_U                 | ram_1p array |             |      |      |        | A_0_0_279                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_280_U                 | ram_1p array |             |      |      |        | A_0_0_280                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_281_U                 | ram_1p array |             |      |      |        | A_0_0_281                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_282_U                 | ram_1p array |             |      |      |        | A_0_0_282                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_283_U                 | ram_1p array |             |      |      |        | A_0_0_283                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_284_U                 | ram_1p array |             |      |      |        | A_0_0_284                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_285_U                 | ram_1p array |             |      |      |        | A_0_0_285                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_286_U                 | ram_1p array |             |      |      |        | A_0_0_286                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_287_U                 | ram_1p array |             |      |      |        | A_0_0_287                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_288_U                 | ram_1p array |             |      |      |        | A_0_0_288                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_289_U                 | ram_1p array |             |      |      |        | A_0_0_289                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_290_U                 | ram_1p array |             |      |      |        | A_0_0_290                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_291_U                 | ram_1p array |             |      |      |        | A_0_0_291                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_292_U                 | ram_1p array |             |      |      |        | A_0_0_292                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_293_U                 | ram_1p array |             |      |      |        | A_0_0_293                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_294_U                 | ram_1p array |             |      |      |        | A_0_0_294                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_295_U                 | ram_1p array |             |      |      |        | A_0_0_295                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_296_U                 | ram_1p array |             |      |      |        | A_0_0_296                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_297_U                 | ram_1p array |             |      |      |        | A_0_0_297                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_298_U                 | ram_1p array |             |      |      |        | A_0_0_298                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_299_U                 | ram_1p array |             |      |      |        | A_0_0_299                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_300_U                 | ram_1p array |             |      |      |        | A_0_0_300                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_301_U                 | ram_1p array |             |      |      |        | A_0_0_301                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_302_U                 | ram_1p array |             |      |      |        | A_0_0_302                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_303_U                 | ram_1p array |             |      |      |        | A_0_0_303                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_304_U                 | ram_1p array |             |      |      |        | A_0_0_304                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_305_U                 | ram_1p array |             |      |      |        | A_0_0_305                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_306_U                 | ram_1p array |             |      |      |        | A_0_0_306                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_307_U                 | ram_1p array |             |      |      |        | A_0_0_307                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_308_U                 | ram_1p array |             |      |      |        | A_0_0_308                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_309_U                 | ram_1p array |             |      |      |        | A_0_0_309                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_310_U                 | ram_1p array |             |      |      |        | A_0_0_310                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_311_U                 | ram_1p array |             |      |      |        | A_0_0_311                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_312_U                 | ram_1p array |             |      |      |        | A_0_0_312                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_313_U                 | ram_1p array |             |      |      |        | A_0_0_313                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_314_U                 | ram_1p array |             |      |      |        | A_0_0_314                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_315_U                 | ram_1p array |             |      |      |        | A_0_0_315                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_316_U                 | ram_1p array |             |      |      |        | A_0_0_316                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_317_U                 | ram_1p array |             |      |      |        | A_0_0_317                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_318_U                 | ram_1p array |             |      |      |        | A_0_0_318                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_319_U                 | ram_1p array |             |      |      |        | A_0_0_319                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_320_U                 | ram_1p array |             |      |      |        | A_0_0_320                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_321_U                 | ram_1p array |             |      |      |        | A_0_0_321                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_322_U                 | ram_1p array |             |      |      |        | A_0_0_322                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_323_U                 | ram_1p array |             |      |      |        | A_0_0_323                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_324_U                 | ram_1p array |             |      |      |        | A_0_0_324                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_325_U                 | ram_1p array |             |      |      |        | A_0_0_325                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_326_U                 | ram_1p array |             |      |      |        | A_0_0_326                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_327_U                 | ram_1p array |             |      |      |        | A_0_0_327                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_328_U                 | ram_1p array |             |      |      |        | A_0_0_328                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_329_U                 | ram_1p array |             |      |      |        | A_0_0_329                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_330_U                 | ram_1p array |             |      |      |        | A_0_0_330                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_331_U                 | ram_1p array |             |      |      |        | A_0_0_331                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_332_U                 | ram_1p array |             |      |      |        | A_0_0_332                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_333_U                 | ram_1p array |             |      |      |        | A_0_0_333                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_334_U                 | ram_1p array |             |      |      |        | A_0_0_334                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_335_U                 | ram_1p array |             |      |      |        | A_0_0_335                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_336_U                 | ram_1p array |             |      |      |        | A_0_0_336                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_337_U                 | ram_1p array |             |      |      |        | A_0_0_337                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_338_U                 | ram_1p array |             |      |      |        | A_0_0_338                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_339_U                 | ram_1p array |             |      |      |        | A_0_0_339                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_340_U                 | ram_1p array |             |      |      |        | A_0_0_340                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_341_U                 | ram_1p array |             |      |      |        | A_0_0_341                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_342_U                 | ram_1p array |             |      |      |        | A_0_0_342                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_343_U                 | ram_1p array |             |      |      |        | A_0_0_343                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_344_U                 | ram_1p array |             |      |      |        | A_0_0_344                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_345_U                 | ram_1p array |             |      |      |        | A_0_0_345                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_346_U                 | ram_1p array |             |      |      |        | A_0_0_346                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_347_U                 | ram_1p array |             |      |      |        | A_0_0_347                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_348_U                 | ram_1p array |             |      |      |        | A_0_0_348                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_349_U                 | ram_1p array |             |      |      |        | A_0_0_349                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_350_U                 | ram_1p array |             |      |      |        | A_0_0_350                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_351_U                 | ram_1p array |             |      |      |        | A_0_0_351                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_352_U                 | ram_1p array |             |      |      |        | A_0_0_352                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_353_U                 | ram_1p array |             |      |      |        | A_0_0_353                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_354_U                 | ram_1p array |             |      |      |        | A_0_0_354                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_355_U                 | ram_1p array |             |      |      |        | A_0_0_355                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_356_U                 | ram_1p array |             |      |      |        | A_0_0_356                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_357_U                 | ram_1p array |             |      |      |        | A_0_0_357                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_358_U                 | ram_1p array |             |      |      |        | A_0_0_358                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_359_U                 | ram_1p array |             |      |      |        | A_0_0_359                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_360_U                 | ram_1p array |             |      |      |        | A_0_0_360                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_361_U                 | ram_1p array |             |      |      |        | A_0_0_361                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_362_U                 | ram_1p array |             |      |      |        | A_0_0_362                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_363_U                 | ram_1p array |             |      |      |        | A_0_0_363                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_364_U                 | ram_1p array |             |      |      |        | A_0_0_364                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_365_U                 | ram_1p array |             |      |      |        | A_0_0_365                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_366_U                 | ram_1p array |             |      |      |        | A_0_0_366                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_367_U                 | ram_1p array |             |      |      |        | A_0_0_367                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_368_U                 | ram_1p array |             |      |      |        | A_0_0_368                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_369_U                 | ram_1p array |             |      |      |        | A_0_0_369                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_370_U                 | ram_1p array |             |      |      |        | A_0_0_370                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_371_U                 | ram_1p array |             |      |      |        | A_0_0_371                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_372_U                 | ram_1p array |             |      |      |        | A_0_0_372                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_373_U                 | ram_1p array |             |      |      |        | A_0_0_373                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_374_U                 | ram_1p array |             |      |      |        | A_0_0_374                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_375_U                 | ram_1p array |             |      |      |        | A_0_0_375                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_376_U                 | ram_1p array |             |      |      |        | A_0_0_376                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_377_U                 | ram_1p array |             |      |      |        | A_0_0_377                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_378_U                 | ram_1p array |             |      |      |        | A_0_0_378                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_379_U                 | ram_1p array |             |      |      |        | A_0_0_379                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_380_U                 | ram_1p array |             |      |      |        | A_0_0_380                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_381_U                 | ram_1p array |             |      |      |        | A_0_0_381                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_382_U                 | ram_1p array |             |      |      |        | A_0_0_382                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_383_U                 | ram_1p array |             |      |      |        | A_0_0_383                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_384_U                 | ram_1p array |             |      |      |        | A_0_0_384                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_385_U                 | ram_1p array |             |      |      |        | A_0_0_385                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_386_U                 | ram_1p array |             |      |      |        | A_0_0_386                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_387_U                 | ram_1p array |             |      |      |        | A_0_0_387                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_388_U                 | ram_1p array |             |      |      |        | A_0_0_388                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_389_U                 | ram_1p array |             |      |      |        | A_0_0_389                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_390_U                 | ram_1p array |             |      |      |        | A_0_0_390                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_391_U                 | ram_1p array |             |      |      |        | A_0_0_391                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_392_U                 | ram_1p array |             |      |      |        | A_0_0_392                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_393_U                 | ram_1p array |             |      |      |        | A_0_0_393                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_394_U                 | ram_1p array |             |      |      |        | A_0_0_394                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_395_U                 | ram_1p array |             |      |      |        | A_0_0_395                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_396_U                 | ram_1p array |             |      |      |        | A_0_0_396                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_397_U                 | ram_1p array |             |      |      |        | A_0_0_397                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_398_U                 | ram_1p array |             |      |      |        | A_0_0_398                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_399_U                 | ram_1p array |             |      |      |        | A_0_0_399                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_400_U                 | ram_1p array |             |      |      |        | A_0_0_400                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_401_U                 | ram_1p array |             |      |      |        | A_0_0_401                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_402_U                 | ram_1p array |             |      |      |        | A_0_0_402                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_403_U                 | ram_1p array |             |      |      |        | A_0_0_403                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_404_U                 | ram_1p array |             |      |      |        | A_0_0_404                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_405_U                 | ram_1p array |             |      |      |        | A_0_0_405                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_406_U                 | ram_1p array |             |      |      |        | A_0_0_406                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_407_U                 | ram_1p array |             |      |      |        | A_0_0_407                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_408_U                 | ram_1p array |             |      |      |        | A_0_0_408                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_409_U                 | ram_1p array |             |      |      |        | A_0_0_409                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_410_U                 | ram_1p array |             |      |      |        | A_0_0_410                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_411_U                 | ram_1p array |             |      |      |        | A_0_0_411                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_412_U                 | ram_1p array |             |      |      |        | A_0_0_412                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_413_U                 | ram_1p array |             |      |      |        | A_0_0_413                  | auto   | 1       | 32, 26, 1        |
|    A_0_0_414_U                 | ram_1p array |             |      |      |        | A_0_0_414                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_U                     | ram_1p array |             |      |      |        | A_1_0                      | auto   | 1       | 32, 26, 1        |
|    A_1_0_160_U                 | ram_1p array |             |      |      |        | A_1_0_160                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_161_U                 | ram_1p array |             |      |      |        | A_1_0_161                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_162_U                 | ram_1p array |             |      |      |        | A_1_0_162                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_163_U                 | ram_1p array |             |      |      |        | A_1_0_163                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_164_U                 | ram_1p array |             |      |      |        | A_1_0_164                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_165_U                 | ram_1p array |             |      |      |        | A_1_0_165                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_166_U                 | ram_1p array |             |      |      |        | A_1_0_166                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_167_U                 | ram_1p array |             |      |      |        | A_1_0_167                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_168_U                 | ram_1p array |             |      |      |        | A_1_0_168                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_169_U                 | ram_1p array |             |      |      |        | A_1_0_169                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_170_U                 | ram_1p array |             |      |      |        | A_1_0_170                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_171_U                 | ram_1p array |             |      |      |        | A_1_0_171                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_172_U                 | ram_1p array |             |      |      |        | A_1_0_172                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_173_U                 | ram_1p array |             |      |      |        | A_1_0_173                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_174_U                 | ram_1p array |             |      |      |        | A_1_0_174                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_175_U                 | ram_1p array |             |      |      |        | A_1_0_175                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_176_U                 | ram_1p array |             |      |      |        | A_1_0_176                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_177_U                 | ram_1p array |             |      |      |        | A_1_0_177                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_178_U                 | ram_1p array |             |      |      |        | A_1_0_178                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_179_U                 | ram_1p array |             |      |      |        | A_1_0_179                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_180_U                 | ram_1p array |             |      |      |        | A_1_0_180                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_181_U                 | ram_1p array |             |      |      |        | A_1_0_181                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_182_U                 | ram_1p array |             |      |      |        | A_1_0_182                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_183_U                 | ram_1p array |             |      |      |        | A_1_0_183                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_184_U                 | ram_1p array |             |      |      |        | A_1_0_184                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_185_U                 | ram_1p array |             |      |      |        | A_1_0_185                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_186_U                 | ram_1p array |             |      |      |        | A_1_0_186                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_187_U                 | ram_1p array |             |      |      |        | A_1_0_187                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_188_U                 | ram_1p array |             |      |      |        | A_1_0_188                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_189_U                 | ram_1p array |             |      |      |        | A_1_0_189                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_190_U                 | ram_1p array |             |      |      |        | A_1_0_190                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_191_U                 | ram_1p array |             |      |      |        | A_1_0_191                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_192_U                 | ram_1p array |             |      |      |        | A_1_0_192                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_193_U                 | ram_1p array |             |      |      |        | A_1_0_193                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_194_U                 | ram_1p array |             |      |      |        | A_1_0_194                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_195_U                 | ram_1p array |             |      |      |        | A_1_0_195                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_196_U                 | ram_1p array |             |      |      |        | A_1_0_196                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_197_U                 | ram_1p array |             |      |      |        | A_1_0_197                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_198_U                 | ram_1p array |             |      |      |        | A_1_0_198                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_199_U                 | ram_1p array |             |      |      |        | A_1_0_199                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_200_U                 | ram_1p array |             |      |      |        | A_1_0_200                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_201_U                 | ram_1p array |             |      |      |        | A_1_0_201                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_202_U                 | ram_1p array |             |      |      |        | A_1_0_202                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_203_U                 | ram_1p array |             |      |      |        | A_1_0_203                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_204_U                 | ram_1p array |             |      |      |        | A_1_0_204                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_205_U                 | ram_1p array |             |      |      |        | A_1_0_205                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_206_U                 | ram_1p array |             |      |      |        | A_1_0_206                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_207_U                 | ram_1p array |             |      |      |        | A_1_0_207                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_208_U                 | ram_1p array |             |      |      |        | A_1_0_208                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_209_U                 | ram_1p array |             |      |      |        | A_1_0_209                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_210_U                 | ram_1p array |             |      |      |        | A_1_0_210                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_211_U                 | ram_1p array |             |      |      |        | A_1_0_211                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_212_U                 | ram_1p array |             |      |      |        | A_1_0_212                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_213_U                 | ram_1p array |             |      |      |        | A_1_0_213                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_214_U                 | ram_1p array |             |      |      |        | A_1_0_214                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_215_U                 | ram_1p array |             |      |      |        | A_1_0_215                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_216_U                 | ram_1p array |             |      |      |        | A_1_0_216                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_217_U                 | ram_1p array |             |      |      |        | A_1_0_217                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_218_U                 | ram_1p array |             |      |      |        | A_1_0_218                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_219_U                 | ram_1p array |             |      |      |        | A_1_0_219                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_220_U                 | ram_1p array |             |      |      |        | A_1_0_220                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_221_U                 | ram_1p array |             |      |      |        | A_1_0_221                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_222_U                 | ram_1p array |             |      |      |        | A_1_0_222                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_223_U                 | ram_1p array |             |      |      |        | A_1_0_223                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_224_U                 | ram_1p array |             |      |      |        | A_1_0_224                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_225_U                 | ram_1p array |             |      |      |        | A_1_0_225                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_226_U                 | ram_1p array |             |      |      |        | A_1_0_226                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_227_U                 | ram_1p array |             |      |      |        | A_1_0_227                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_228_U                 | ram_1p array |             |      |      |        | A_1_0_228                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_229_U                 | ram_1p array |             |      |      |        | A_1_0_229                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_230_U                 | ram_1p array |             |      |      |        | A_1_0_230                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_231_U                 | ram_1p array |             |      |      |        | A_1_0_231                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_232_U                 | ram_1p array |             |      |      |        | A_1_0_232                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_233_U                 | ram_1p array |             |      |      |        | A_1_0_233                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_234_U                 | ram_1p array |             |      |      |        | A_1_0_234                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_235_U                 | ram_1p array |             |      |      |        | A_1_0_235                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_236_U                 | ram_1p array |             |      |      |        | A_1_0_236                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_237_U                 | ram_1p array |             |      |      |        | A_1_0_237                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_238_U                 | ram_1p array |             |      |      |        | A_1_0_238                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_239_U                 | ram_1p array |             |      |      |        | A_1_0_239                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_240_U                 | ram_1p array |             |      |      |        | A_1_0_240                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_241_U                 | ram_1p array |             |      |      |        | A_1_0_241                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_242_U                 | ram_1p array |             |      |      |        | A_1_0_242                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_243_U                 | ram_1p array |             |      |      |        | A_1_0_243                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_244_U                 | ram_1p array |             |      |      |        | A_1_0_244                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_245_U                 | ram_1p array |             |      |      |        | A_1_0_245                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_246_U                 | ram_1p array |             |      |      |        | A_1_0_246                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_247_U                 | ram_1p array |             |      |      |        | A_1_0_247                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_248_U                 | ram_1p array |             |      |      |        | A_1_0_248                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_249_U                 | ram_1p array |             |      |      |        | A_1_0_249                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_250_U                 | ram_1p array |             |      |      |        | A_1_0_250                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_251_U                 | ram_1p array |             |      |      |        | A_1_0_251                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_252_U                 | ram_1p array |             |      |      |        | A_1_0_252                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_253_U                 | ram_1p array |             |      |      |        | A_1_0_253                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_254_U                 | ram_1p array |             |      |      |        | A_1_0_254                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_255_U                 | ram_1p array |             |      |      |        | A_1_0_255                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_256_U                 | ram_1p array |             |      |      |        | A_1_0_256                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_257_U                 | ram_1p array |             |      |      |        | A_1_0_257                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_258_U                 | ram_1p array |             |      |      |        | A_1_0_258                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_259_U                 | ram_1p array |             |      |      |        | A_1_0_259                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_260_U                 | ram_1p array |             |      |      |        | A_1_0_260                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_261_U                 | ram_1p array |             |      |      |        | A_1_0_261                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_262_U                 | ram_1p array |             |      |      |        | A_1_0_262                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_263_U                 | ram_1p array |             |      |      |        | A_1_0_263                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_264_U                 | ram_1p array |             |      |      |        | A_1_0_264                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_265_U                 | ram_1p array |             |      |      |        | A_1_0_265                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_266_U                 | ram_1p array |             |      |      |        | A_1_0_266                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_267_U                 | ram_1p array |             |      |      |        | A_1_0_267                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_268_U                 | ram_1p array |             |      |      |        | A_1_0_268                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_269_U                 | ram_1p array |             |      |      |        | A_1_0_269                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_270_U                 | ram_1p array |             |      |      |        | A_1_0_270                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_271_U                 | ram_1p array |             |      |      |        | A_1_0_271                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_272_U                 | ram_1p array |             |      |      |        | A_1_0_272                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_273_U                 | ram_1p array |             |      |      |        | A_1_0_273                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_274_U                 | ram_1p array |             |      |      |        | A_1_0_274                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_275_U                 | ram_1p array |             |      |      |        | A_1_0_275                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_276_U                 | ram_1p array |             |      |      |        | A_1_0_276                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_277_U                 | ram_1p array |             |      |      |        | A_1_0_277                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_278_U                 | ram_1p array |             |      |      |        | A_1_0_278                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_279_U                 | ram_1p array |             |      |      |        | A_1_0_279                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_280_U                 | ram_1p array |             |      |      |        | A_1_0_280                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_281_U                 | ram_1p array |             |      |      |        | A_1_0_281                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_282_U                 | ram_1p array |             |      |      |        | A_1_0_282                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_283_U                 | ram_1p array |             |      |      |        | A_1_0_283                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_284_U                 | ram_1p array |             |      |      |        | A_1_0_284                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_285_U                 | ram_1p array |             |      |      |        | A_1_0_285                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_286_U                 | ram_1p array |             |      |      |        | A_1_0_286                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_287_U                 | ram_1p array |             |      |      |        | A_1_0_287                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_288_U                 | ram_1p array |             |      |      |        | A_1_0_288                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_289_U                 | ram_1p array |             |      |      |        | A_1_0_289                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_290_U                 | ram_1p array |             |      |      |        | A_1_0_290                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_291_U                 | ram_1p array |             |      |      |        | A_1_0_291                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_292_U                 | ram_1p array |             |      |      |        | A_1_0_292                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_293_U                 | ram_1p array |             |      |      |        | A_1_0_293                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_294_U                 | ram_1p array |             |      |      |        | A_1_0_294                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_295_U                 | ram_1p array |             |      |      |        | A_1_0_295                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_296_U                 | ram_1p array |             |      |      |        | A_1_0_296                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_297_U                 | ram_1p array |             |      |      |        | A_1_0_297                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_298_U                 | ram_1p array |             |      |      |        | A_1_0_298                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_299_U                 | ram_1p array |             |      |      |        | A_1_0_299                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_300_U                 | ram_1p array |             |      |      |        | A_1_0_300                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_301_U                 | ram_1p array |             |      |      |        | A_1_0_301                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_302_U                 | ram_1p array |             |      |      |        | A_1_0_302                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_303_U                 | ram_1p array |             |      |      |        | A_1_0_303                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_304_U                 | ram_1p array |             |      |      |        | A_1_0_304                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_305_U                 | ram_1p array |             |      |      |        | A_1_0_305                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_306_U                 | ram_1p array |             |      |      |        | A_1_0_306                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_307_U                 | ram_1p array |             |      |      |        | A_1_0_307                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_308_U                 | ram_1p array |             |      |      |        | A_1_0_308                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_309_U                 | ram_1p array |             |      |      |        | A_1_0_309                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_310_U                 | ram_1p array |             |      |      |        | A_1_0_310                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_311_U                 | ram_1p array |             |      |      |        | A_1_0_311                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_312_U                 | ram_1p array |             |      |      |        | A_1_0_312                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_313_U                 | ram_1p array |             |      |      |        | A_1_0_313                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_314_U                 | ram_1p array |             |      |      |        | A_1_0_314                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_315_U                 | ram_1p array |             |      |      |        | A_1_0_315                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_316_U                 | ram_1p array |             |      |      |        | A_1_0_316                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_317_U                 | ram_1p array |             |      |      |        | A_1_0_317                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_318_U                 | ram_1p array |             |      |      |        | A_1_0_318                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_319_U                 | ram_1p array |             |      |      |        | A_1_0_319                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_320_U                 | ram_1p array |             |      |      |        | A_1_0_320                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_321_U                 | ram_1p array |             |      |      |        | A_1_0_321                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_322_U                 | ram_1p array |             |      |      |        | A_1_0_322                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_323_U                 | ram_1p array |             |      |      |        | A_1_0_323                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_324_U                 | ram_1p array |             |      |      |        | A_1_0_324                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_325_U                 | ram_1p array |             |      |      |        | A_1_0_325                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_326_U                 | ram_1p array |             |      |      |        | A_1_0_326                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_327_U                 | ram_1p array |             |      |      |        | A_1_0_327                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_328_U                 | ram_1p array |             |      |      |        | A_1_0_328                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_329_U                 | ram_1p array |             |      |      |        | A_1_0_329                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_330_U                 | ram_1p array |             |      |      |        | A_1_0_330                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_331_U                 | ram_1p array |             |      |      |        | A_1_0_331                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_332_U                 | ram_1p array |             |      |      |        | A_1_0_332                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_333_U                 | ram_1p array |             |      |      |        | A_1_0_333                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_334_U                 | ram_1p array |             |      |      |        | A_1_0_334                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_335_U                 | ram_1p array |             |      |      |        | A_1_0_335                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_336_U                 | ram_1p array |             |      |      |        | A_1_0_336                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_337_U                 | ram_1p array |             |      |      |        | A_1_0_337                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_338_U                 | ram_1p array |             |      |      |        | A_1_0_338                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_339_U                 | ram_1p array |             |      |      |        | A_1_0_339                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_340_U                 | ram_1p array |             |      |      |        | A_1_0_340                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_341_U                 | ram_1p array |             |      |      |        | A_1_0_341                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_342_U                 | ram_1p array |             |      |      |        | A_1_0_342                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_343_U                 | ram_1p array |             |      |      |        | A_1_0_343                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_344_U                 | ram_1p array |             |      |      |        | A_1_0_344                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_345_U                 | ram_1p array |             |      |      |        | A_1_0_345                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_346_U                 | ram_1p array |             |      |      |        | A_1_0_346                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_347_U                 | ram_1p array |             |      |      |        | A_1_0_347                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_348_U                 | ram_1p array |             |      |      |        | A_1_0_348                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_349_U                 | ram_1p array |             |      |      |        | A_1_0_349                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_350_U                 | ram_1p array |             |      |      |        | A_1_0_350                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_351_U                 | ram_1p array |             |      |      |        | A_1_0_351                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_352_U                 | ram_1p array |             |      |      |        | A_1_0_352                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_353_U                 | ram_1p array |             |      |      |        | A_1_0_353                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_354_U                 | ram_1p array |             |      |      |        | A_1_0_354                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_355_U                 | ram_1p array |             |      |      |        | A_1_0_355                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_356_U                 | ram_1p array |             |      |      |        | A_1_0_356                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_357_U                 | ram_1p array |             |      |      |        | A_1_0_357                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_358_U                 | ram_1p array |             |      |      |        | A_1_0_358                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_359_U                 | ram_1p array |             |      |      |        | A_1_0_359                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_360_U                 | ram_1p array |             |      |      |        | A_1_0_360                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_361_U                 | ram_1p array |             |      |      |        | A_1_0_361                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_362_U                 | ram_1p array |             |      |      |        | A_1_0_362                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_363_U                 | ram_1p array |             |      |      |        | A_1_0_363                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_364_U                 | ram_1p array |             |      |      |        | A_1_0_364                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_365_U                 | ram_1p array |             |      |      |        | A_1_0_365                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_366_U                 | ram_1p array |             |      |      |        | A_1_0_366                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_367_U                 | ram_1p array |             |      |      |        | A_1_0_367                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_368_U                 | ram_1p array |             |      |      |        | A_1_0_368                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_369_U                 | ram_1p array |             |      |      |        | A_1_0_369                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_370_U                 | ram_1p array |             |      |      |        | A_1_0_370                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_371_U                 | ram_1p array |             |      |      |        | A_1_0_371                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_372_U                 | ram_1p array |             |      |      |        | A_1_0_372                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_373_U                 | ram_1p array |             |      |      |        | A_1_0_373                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_374_U                 | ram_1p array |             |      |      |        | A_1_0_374                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_375_U                 | ram_1p array |             |      |      |        | A_1_0_375                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_376_U                 | ram_1p array |             |      |      |        | A_1_0_376                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_377_U                 | ram_1p array |             |      |      |        | A_1_0_377                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_378_U                 | ram_1p array |             |      |      |        | A_1_0_378                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_379_U                 | ram_1p array |             |      |      |        | A_1_0_379                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_380_U                 | ram_1p array |             |      |      |        | A_1_0_380                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_381_U                 | ram_1p array |             |      |      |        | A_1_0_381                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_382_U                 | ram_1p array |             |      |      |        | A_1_0_382                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_383_U                 | ram_1p array |             |      |      |        | A_1_0_383                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_384_U                 | ram_1p array |             |      |      |        | A_1_0_384                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_385_U                 | ram_1p array |             |      |      |        | A_1_0_385                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_386_U                 | ram_1p array |             |      |      |        | A_1_0_386                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_387_U                 | ram_1p array |             |      |      |        | A_1_0_387                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_388_U                 | ram_1p array |             |      |      |        | A_1_0_388                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_389_U                 | ram_1p array |             |      |      |        | A_1_0_389                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_390_U                 | ram_1p array |             |      |      |        | A_1_0_390                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_391_U                 | ram_1p array |             |      |      |        | A_1_0_391                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_392_U                 | ram_1p array |             |      |      |        | A_1_0_392                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_393_U                 | ram_1p array |             |      |      |        | A_1_0_393                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_394_U                 | ram_1p array |             |      |      |        | A_1_0_394                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_395_U                 | ram_1p array |             |      |      |        | A_1_0_395                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_396_U                 | ram_1p array |             |      |      |        | A_1_0_396                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_397_U                 | ram_1p array |             |      |      |        | A_1_0_397                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_398_U                 | ram_1p array |             |      |      |        | A_1_0_398                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_399_U                 | ram_1p array |             |      |      |        | A_1_0_399                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_400_U                 | ram_1p array |             |      |      |        | A_1_0_400                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_401_U                 | ram_1p array |             |      |      |        | A_1_0_401                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_402_U                 | ram_1p array |             |      |      |        | A_1_0_402                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_403_U                 | ram_1p array |             |      |      |        | A_1_0_403                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_404_U                 | ram_1p array |             |      |      |        | A_1_0_404                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_405_U                 | ram_1p array |             |      |      |        | A_1_0_405                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_406_U                 | ram_1p array |             |      |      |        | A_1_0_406                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_407_U                 | ram_1p array |             |      |      |        | A_1_0_407                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_408_U                 | ram_1p array |             |      |      |        | A_1_0_408                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_409_U                 | ram_1p array |             |      |      |        | A_1_0_409                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_410_U                 | ram_1p array |             |      |      |        | A_1_0_410                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_411_U                 | ram_1p array |             |      |      |        | A_1_0_411                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_412_U                 | ram_1p array |             |      |      |        | A_1_0_412                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_413_U                 | ram_1p array |             |      |      |        | A_1_0_413                  | auto   | 1       | 32, 26, 1        |
|    A_1_0_414_U                 | ram_1p array |             |      |      |        | A_1_0_414                  | auto   | 1       | 32, 26, 1        |
|    r_U                         | ram_1p array |             |      |      |        | r                          | auto   | 1       | 32, 26, 1        |
|    r_1_U                       | ram_1p array |             |      |      |        | r_1                        | auto   | 1       | 32, 26, 1        |
|    r_2_U                       | ram_1p array |             |      |      |        | r_2                        | auto   | 1       | 32, 26, 1        |
|    r_3_U                       | ram_1p array |             |      |      |        | r_3                        | auto   | 1       | 32, 26, 1        |
|    r_4_U                       | ram_1p array |             |      |      |        | r_4                        | auto   | 1       | 32, 26, 1        |
|    r_5_U                       | ram_1p array |             |      |      |        | r_5                        | auto   | 1       | 32, 26, 1        |
|    r_6_U                       | ram_1p array |             |      |      |        | r_6                        | auto   | 1       | 32, 26, 1        |
|    r_7_U                       | ram_1p array |             |      |      |        | r_7                        | auto   | 1       | 32, 26, 1        |
|    r_8_U                       | ram_1p array |             |      |      |        | r_8                        | auto   | 1       | 32, 26, 1        |
|    r_9_U                       | ram_1p array |             |      |      |        | r_9                        | auto   | 1       | 32, 26, 1        |
|    r_10_U                      | ram_1p array |             |      |      |        | r_10                       | auto   | 1       | 32, 26, 1        |
|    r_11_U                      | ram_1p array |             |      |      |        | r_11                       | auto   | 1       | 32, 26, 1        |
|    r_12_U                      | ram_1p array |             |      |      |        | r_12                       | auto   | 1       | 32, 26, 1        |
|    r_13_U                      | ram_1p array |             |      |      |        | r_13                       | auto   | 1       | 32, 26, 1        |
|    r_14_U                      | ram_1p array |             |      |      |        | r_14                       | auto   | 1       | 32, 26, 1        |
|    r_15_U                      | ram_1p array |             |      |      |        | r_15                       | auto   | 1       | 32, 26, 1        |
|   + compute_FT0_level0         |              |             | 0    | 0    |        |                            |        |         |                  |
|     s_1_0_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_0_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_1_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_1_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_2_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_2_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_3_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_3_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_4_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_4_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_5_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_5_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_6_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_6_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_7_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_7_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_8_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_8_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_9_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | s_1_9_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     s_1_10_0_0_val_c_U         | fifo channel | scalar prop |      |      |        | s_1_10_0_0_val_c           | srl    | 0       | 32, 4, 1         |
|     s_1_11_0_0_val_c_U         | fifo channel | scalar prop |      |      |        | s_1_11_0_0_val_c           | srl    | 0       | 32, 4, 1         |
|     s_1_12_0_0_val_c_U         | fifo channel | scalar prop |      |      |        | s_1_12_0_0_val_c           | srl    | 0       | 32, 4, 1         |
|     s_1_13_0_0_val_c_U         | fifo channel | scalar prop |      |      |        | s_1_13_0_0_val_c           | srl    | 0       | 32, 4, 1         |
|     s_1_14_0_0_val_c_U         | fifo channel | scalar prop |      |      |        | s_1_14_0_0_val_c           | srl    | 0       | 32, 4, 1         |
|     s_1_15_0_0_val_c_U         | fifo channel | scalar prop |      |      |        | s_1_15_0_0_val_c           | srl    | 0       | 32, 4, 1         |
|     j0_cast2_loc_channel_U     | fifo channel | task level  |      |      |        | j0_cast2_loc_channel       | srl    | 0       | 6, 2, 1          |
|     add_ln231_loc_channel_U    | fifo channel | task level  |      |      |        | add_ln231_loc_channel      | srl    | 0       | 6, 2, 1          |
|     add_ln234_loc_channel_U    | fifo channel | task level  |      |      |        | add_ln234_loc_channel      | srl    | 0       | 6, 2, 1          |
|  + FT1_level0                  |              |             | 0    | 0    |        |                            |        |         |                  |
|    A_0_0_U                     | ram_1p array |             |      |      |        | A_0_0                      | auto   | 1       | 32, 25, 1        |
|    A_0_0_1_U                   | ram_1p array |             |      |      |        | A_0_0_1                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_2_U                   | ram_1p array |             |      |      |        | A_0_0_2                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_3_U                   | ram_1p array |             |      |      |        | A_0_0_3                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_4_U                   | ram_1p array |             |      |      |        | A_0_0_4                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_5_U                   | ram_1p array |             |      |      |        | A_0_0_5                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_6_U                   | ram_1p array |             |      |      |        | A_0_0_6                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_7_U                   | ram_1p array |             |      |      |        | A_0_0_7                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_8_U                   | ram_1p array |             |      |      |        | A_0_0_8                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_9_U                   | ram_1p array |             |      |      |        | A_0_0_9                    | auto   | 1       | 32, 25, 1        |
|    A_0_0_10_U                  | ram_1p array |             |      |      |        | A_0_0_10                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_11_U                  | ram_1p array |             |      |      |        | A_0_0_11                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_12_U                  | ram_1p array |             |      |      |        | A_0_0_12                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_13_U                  | ram_1p array |             |      |      |        | A_0_0_13                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_14_U                  | ram_1p array |             |      |      |        | A_0_0_14                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_15_U                  | ram_1p array |             |      |      |        | A_0_0_15                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_16_U                  | ram_1p array |             |      |      |        | A_0_0_16                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_17_U                  | ram_1p array |             |      |      |        | A_0_0_17                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_18_U                  | ram_1p array |             |      |      |        | A_0_0_18                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_19_U                  | ram_1p array |             |      |      |        | A_0_0_19                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_20_U                  | ram_1p array |             |      |      |        | A_0_0_20                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_21_U                  | ram_1p array |             |      |      |        | A_0_0_21                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_22_U                  | ram_1p array |             |      |      |        | A_0_0_22                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_23_U                  | ram_1p array |             |      |      |        | A_0_0_23                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_24_U                  | ram_1p array |             |      |      |        | A_0_0_24                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_25_U                  | ram_1p array |             |      |      |        | A_0_0_25                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_26_U                  | ram_1p array |             |      |      |        | A_0_0_26                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_27_U                  | ram_1p array |             |      |      |        | A_0_0_27                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_28_U                  | ram_1p array |             |      |      |        | A_0_0_28                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_29_U                  | ram_1p array |             |      |      |        | A_0_0_29                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_30_U                  | ram_1p array |             |      |      |        | A_0_0_30                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_31_U                  | ram_1p array |             |      |      |        | A_0_0_31                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_32_U                  | ram_1p array |             |      |      |        | A_0_0_32                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_33_U                  | ram_1p array |             |      |      |        | A_0_0_33                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_34_U                  | ram_1p array |             |      |      |        | A_0_0_34                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_35_U                  | ram_1p array |             |      |      |        | A_0_0_35                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_36_U                  | ram_1p array |             |      |      |        | A_0_0_36                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_37_U                  | ram_1p array |             |      |      |        | A_0_0_37                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_38_U                  | ram_1p array |             |      |      |        | A_0_0_38                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_39_U                  | ram_1p array |             |      |      |        | A_0_0_39                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_40_U                  | ram_1p array |             |      |      |        | A_0_0_40                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_41_U                  | ram_1p array |             |      |      |        | A_0_0_41                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_42_U                  | ram_1p array |             |      |      |        | A_0_0_42                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_43_U                  | ram_1p array |             |      |      |        | A_0_0_43                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_44_U                  | ram_1p array |             |      |      |        | A_0_0_44                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_45_U                  | ram_1p array |             |      |      |        | A_0_0_45                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_46_U                  | ram_1p array |             |      |      |        | A_0_0_46                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_47_U                  | ram_1p array |             |      |      |        | A_0_0_47                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_48_U                  | ram_1p array |             |      |      |        | A_0_0_48                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_49_U                  | ram_1p array |             |      |      |        | A_0_0_49                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_50_U                  | ram_1p array |             |      |      |        | A_0_0_50                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_51_U                  | ram_1p array |             |      |      |        | A_0_0_51                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_52_U                  | ram_1p array |             |      |      |        | A_0_0_52                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_53_U                  | ram_1p array |             |      |      |        | A_0_0_53                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_54_U                  | ram_1p array |             |      |      |        | A_0_0_54                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_55_U                  | ram_1p array |             |      |      |        | A_0_0_55                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_56_U                  | ram_1p array |             |      |      |        | A_0_0_56                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_57_U                  | ram_1p array |             |      |      |        | A_0_0_57                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_58_U                  | ram_1p array |             |      |      |        | A_0_0_58                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_59_U                  | ram_1p array |             |      |      |        | A_0_0_59                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_60_U                  | ram_1p array |             |      |      |        | A_0_0_60                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_61_U                  | ram_1p array |             |      |      |        | A_0_0_61                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_62_U                  | ram_1p array |             |      |      |        | A_0_0_62                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_63_U                  | ram_1p array |             |      |      |        | A_0_0_63                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_64_U                  | ram_1p array |             |      |      |        | A_0_0_64                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_65_U                  | ram_1p array |             |      |      |        | A_0_0_65                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_66_U                  | ram_1p array |             |      |      |        | A_0_0_66                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_67_U                  | ram_1p array |             |      |      |        | A_0_0_67                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_68_U                  | ram_1p array |             |      |      |        | A_0_0_68                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_69_U                  | ram_1p array |             |      |      |        | A_0_0_69                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_70_U                  | ram_1p array |             |      |      |        | A_0_0_70                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_71_U                  | ram_1p array |             |      |      |        | A_0_0_71                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_72_U                  | ram_1p array |             |      |      |        | A_0_0_72                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_73_U                  | ram_1p array |             |      |      |        | A_0_0_73                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_74_U                  | ram_1p array |             |      |      |        | A_0_0_74                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_75_U                  | ram_1p array |             |      |      |        | A_0_0_75                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_76_U                  | ram_1p array |             |      |      |        | A_0_0_76                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_77_U                  | ram_1p array |             |      |      |        | A_0_0_77                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_78_U                  | ram_1p array |             |      |      |        | A_0_0_78                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_79_U                  | ram_1p array |             |      |      |        | A_0_0_79                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_80_U                  | ram_1p array |             |      |      |        | A_0_0_80                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_81_U                  | ram_1p array |             |      |      |        | A_0_0_81                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_82_U                  | ram_1p array |             |      |      |        | A_0_0_82                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_83_U                  | ram_1p array |             |      |      |        | A_0_0_83                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_84_U                  | ram_1p array |             |      |      |        | A_0_0_84                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_85_U                  | ram_1p array |             |      |      |        | A_0_0_85                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_86_U                  | ram_1p array |             |      |      |        | A_0_0_86                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_87_U                  | ram_1p array |             |      |      |        | A_0_0_87                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_88_U                  | ram_1p array |             |      |      |        | A_0_0_88                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_89_U                  | ram_1p array |             |      |      |        | A_0_0_89                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_90_U                  | ram_1p array |             |      |      |        | A_0_0_90                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_91_U                  | ram_1p array |             |      |      |        | A_0_0_91                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_92_U                  | ram_1p array |             |      |      |        | A_0_0_92                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_93_U                  | ram_1p array |             |      |      |        | A_0_0_93                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_94_U                  | ram_1p array |             |      |      |        | A_0_0_94                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_95_U                  | ram_1p array |             |      |      |        | A_0_0_95                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_96_U                  | ram_1p array |             |      |      |        | A_0_0_96                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_97_U                  | ram_1p array |             |      |      |        | A_0_0_97                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_98_U                  | ram_1p array |             |      |      |        | A_0_0_98                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_99_U                  | ram_1p array |             |      |      |        | A_0_0_99                   | auto   | 1       | 32, 25, 1        |
|    A_0_0_100_U                 | ram_1p array |             |      |      |        | A_0_0_100                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_101_U                 | ram_1p array |             |      |      |        | A_0_0_101                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_102_U                 | ram_1p array |             |      |      |        | A_0_0_102                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_103_U                 | ram_1p array |             |      |      |        | A_0_0_103                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_104_U                 | ram_1p array |             |      |      |        | A_0_0_104                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_105_U                 | ram_1p array |             |      |      |        | A_0_0_105                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_106_U                 | ram_1p array |             |      |      |        | A_0_0_106                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_107_U                 | ram_1p array |             |      |      |        | A_0_0_107                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_108_U                 | ram_1p array |             |      |      |        | A_0_0_108                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_109_U                 | ram_1p array |             |      |      |        | A_0_0_109                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_110_U                 | ram_1p array |             |      |      |        | A_0_0_110                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_111_U                 | ram_1p array |             |      |      |        | A_0_0_111                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_112_U                 | ram_1p array |             |      |      |        | A_0_0_112                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_113_U                 | ram_1p array |             |      |      |        | A_0_0_113                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_114_U                 | ram_1p array |             |      |      |        | A_0_0_114                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_115_U                 | ram_1p array |             |      |      |        | A_0_0_115                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_116_U                 | ram_1p array |             |      |      |        | A_0_0_116                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_117_U                 | ram_1p array |             |      |      |        | A_0_0_117                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_118_U                 | ram_1p array |             |      |      |        | A_0_0_118                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_119_U                 | ram_1p array |             |      |      |        | A_0_0_119                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_120_U                 | ram_1p array |             |      |      |        | A_0_0_120                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_121_U                 | ram_1p array |             |      |      |        | A_0_0_121                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_122_U                 | ram_1p array |             |      |      |        | A_0_0_122                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_123_U                 | ram_1p array |             |      |      |        | A_0_0_123                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_124_U                 | ram_1p array |             |      |      |        | A_0_0_124                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_125_U                 | ram_1p array |             |      |      |        | A_0_0_125                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_126_U                 | ram_1p array |             |      |      |        | A_0_0_126                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_127_U                 | ram_1p array |             |      |      |        | A_0_0_127                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_128_U                 | ram_1p array |             |      |      |        | A_0_0_128                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_129_U                 | ram_1p array |             |      |      |        | A_0_0_129                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_130_U                 | ram_1p array |             |      |      |        | A_0_0_130                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_131_U                 | ram_1p array |             |      |      |        | A_0_0_131                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_132_U                 | ram_1p array |             |      |      |        | A_0_0_132                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_133_U                 | ram_1p array |             |      |      |        | A_0_0_133                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_134_U                 | ram_1p array |             |      |      |        | A_0_0_134                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_135_U                 | ram_1p array |             |      |      |        | A_0_0_135                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_136_U                 | ram_1p array |             |      |      |        | A_0_0_136                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_137_U                 | ram_1p array |             |      |      |        | A_0_0_137                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_138_U                 | ram_1p array |             |      |      |        | A_0_0_138                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_139_U                 | ram_1p array |             |      |      |        | A_0_0_139                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_140_U                 | ram_1p array |             |      |      |        | A_0_0_140                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_141_U                 | ram_1p array |             |      |      |        | A_0_0_141                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_142_U                 | ram_1p array |             |      |      |        | A_0_0_142                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_143_U                 | ram_1p array |             |      |      |        | A_0_0_143                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_144_U                 | ram_1p array |             |      |      |        | A_0_0_144                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_145_U                 | ram_1p array |             |      |      |        | A_0_0_145                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_146_U                 | ram_1p array |             |      |      |        | A_0_0_146                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_147_U                 | ram_1p array |             |      |      |        | A_0_0_147                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_148_U                 | ram_1p array |             |      |      |        | A_0_0_148                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_149_U                 | ram_1p array |             |      |      |        | A_0_0_149                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_150_U                 | ram_1p array |             |      |      |        | A_0_0_150                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_151_U                 | ram_1p array |             |      |      |        | A_0_0_151                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_152_U                 | ram_1p array |             |      |      |        | A_0_0_152                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_153_U                 | ram_1p array |             |      |      |        | A_0_0_153                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_154_U                 | ram_1p array |             |      |      |        | A_0_0_154                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_155_U                 | ram_1p array |             |      |      |        | A_0_0_155                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_156_U                 | ram_1p array |             |      |      |        | A_0_0_156                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_157_U                 | ram_1p array |             |      |      |        | A_0_0_157                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_158_U                 | ram_1p array |             |      |      |        | A_0_0_158                  | auto   | 1       | 32, 25, 1        |
|    A_0_0_159_U                 | ram_1p array |             |      |      |        | A_0_0_159                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_U                     | ram_1p array |             |      |      |        | A_1_0                      | auto   | 1       | 32, 25, 1        |
|    A_1_0_1_U                   | ram_1p array |             |      |      |        | A_1_0_1                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_2_U                   | ram_1p array |             |      |      |        | A_1_0_2                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_3_U                   | ram_1p array |             |      |      |        | A_1_0_3                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_4_U                   | ram_1p array |             |      |      |        | A_1_0_4                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_5_U                   | ram_1p array |             |      |      |        | A_1_0_5                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_6_U                   | ram_1p array |             |      |      |        | A_1_0_6                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_7_U                   | ram_1p array |             |      |      |        | A_1_0_7                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_8_U                   | ram_1p array |             |      |      |        | A_1_0_8                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_9_U                   | ram_1p array |             |      |      |        | A_1_0_9                    | auto   | 1       | 32, 25, 1        |
|    A_1_0_10_U                  | ram_1p array |             |      |      |        | A_1_0_10                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_11_U                  | ram_1p array |             |      |      |        | A_1_0_11                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_12_U                  | ram_1p array |             |      |      |        | A_1_0_12                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_13_U                  | ram_1p array |             |      |      |        | A_1_0_13                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_14_U                  | ram_1p array |             |      |      |        | A_1_0_14                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_15_U                  | ram_1p array |             |      |      |        | A_1_0_15                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_16_U                  | ram_1p array |             |      |      |        | A_1_0_16                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_17_U                  | ram_1p array |             |      |      |        | A_1_0_17                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_18_U                  | ram_1p array |             |      |      |        | A_1_0_18                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_19_U                  | ram_1p array |             |      |      |        | A_1_0_19                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_20_U                  | ram_1p array |             |      |      |        | A_1_0_20                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_21_U                  | ram_1p array |             |      |      |        | A_1_0_21                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_22_U                  | ram_1p array |             |      |      |        | A_1_0_22                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_23_U                  | ram_1p array |             |      |      |        | A_1_0_23                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_24_U                  | ram_1p array |             |      |      |        | A_1_0_24                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_25_U                  | ram_1p array |             |      |      |        | A_1_0_25                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_26_U                  | ram_1p array |             |      |      |        | A_1_0_26                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_27_U                  | ram_1p array |             |      |      |        | A_1_0_27                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_28_U                  | ram_1p array |             |      |      |        | A_1_0_28                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_29_U                  | ram_1p array |             |      |      |        | A_1_0_29                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_30_U                  | ram_1p array |             |      |      |        | A_1_0_30                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_31_U                  | ram_1p array |             |      |      |        | A_1_0_31                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_32_U                  | ram_1p array |             |      |      |        | A_1_0_32                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_33_U                  | ram_1p array |             |      |      |        | A_1_0_33                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_34_U                  | ram_1p array |             |      |      |        | A_1_0_34                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_35_U                  | ram_1p array |             |      |      |        | A_1_0_35                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_36_U                  | ram_1p array |             |      |      |        | A_1_0_36                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_37_U                  | ram_1p array |             |      |      |        | A_1_0_37                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_38_U                  | ram_1p array |             |      |      |        | A_1_0_38                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_39_U                  | ram_1p array |             |      |      |        | A_1_0_39                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_40_U                  | ram_1p array |             |      |      |        | A_1_0_40                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_41_U                  | ram_1p array |             |      |      |        | A_1_0_41                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_42_U                  | ram_1p array |             |      |      |        | A_1_0_42                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_43_U                  | ram_1p array |             |      |      |        | A_1_0_43                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_44_U                  | ram_1p array |             |      |      |        | A_1_0_44                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_45_U                  | ram_1p array |             |      |      |        | A_1_0_45                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_46_U                  | ram_1p array |             |      |      |        | A_1_0_46                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_47_U                  | ram_1p array |             |      |      |        | A_1_0_47                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_48_U                  | ram_1p array |             |      |      |        | A_1_0_48                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_49_U                  | ram_1p array |             |      |      |        | A_1_0_49                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_50_U                  | ram_1p array |             |      |      |        | A_1_0_50                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_51_U                  | ram_1p array |             |      |      |        | A_1_0_51                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_52_U                  | ram_1p array |             |      |      |        | A_1_0_52                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_53_U                  | ram_1p array |             |      |      |        | A_1_0_53                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_54_U                  | ram_1p array |             |      |      |        | A_1_0_54                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_55_U                  | ram_1p array |             |      |      |        | A_1_0_55                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_56_U                  | ram_1p array |             |      |      |        | A_1_0_56                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_57_U                  | ram_1p array |             |      |      |        | A_1_0_57                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_58_U                  | ram_1p array |             |      |      |        | A_1_0_58                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_59_U                  | ram_1p array |             |      |      |        | A_1_0_59                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_60_U                  | ram_1p array |             |      |      |        | A_1_0_60                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_61_U                  | ram_1p array |             |      |      |        | A_1_0_61                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_62_U                  | ram_1p array |             |      |      |        | A_1_0_62                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_63_U                  | ram_1p array |             |      |      |        | A_1_0_63                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_64_U                  | ram_1p array |             |      |      |        | A_1_0_64                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_65_U                  | ram_1p array |             |      |      |        | A_1_0_65                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_66_U                  | ram_1p array |             |      |      |        | A_1_0_66                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_67_U                  | ram_1p array |             |      |      |        | A_1_0_67                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_68_U                  | ram_1p array |             |      |      |        | A_1_0_68                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_69_U                  | ram_1p array |             |      |      |        | A_1_0_69                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_70_U                  | ram_1p array |             |      |      |        | A_1_0_70                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_71_U                  | ram_1p array |             |      |      |        | A_1_0_71                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_72_U                  | ram_1p array |             |      |      |        | A_1_0_72                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_73_U                  | ram_1p array |             |      |      |        | A_1_0_73                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_74_U                  | ram_1p array |             |      |      |        | A_1_0_74                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_75_U                  | ram_1p array |             |      |      |        | A_1_0_75                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_76_U                  | ram_1p array |             |      |      |        | A_1_0_76                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_77_U                  | ram_1p array |             |      |      |        | A_1_0_77                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_78_U                  | ram_1p array |             |      |      |        | A_1_0_78                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_79_U                  | ram_1p array |             |      |      |        | A_1_0_79                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_80_U                  | ram_1p array |             |      |      |        | A_1_0_80                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_81_U                  | ram_1p array |             |      |      |        | A_1_0_81                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_82_U                  | ram_1p array |             |      |      |        | A_1_0_82                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_83_U                  | ram_1p array |             |      |      |        | A_1_0_83                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_84_U                  | ram_1p array |             |      |      |        | A_1_0_84                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_85_U                  | ram_1p array |             |      |      |        | A_1_0_85                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_86_U                  | ram_1p array |             |      |      |        | A_1_0_86                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_87_U                  | ram_1p array |             |      |      |        | A_1_0_87                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_88_U                  | ram_1p array |             |      |      |        | A_1_0_88                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_89_U                  | ram_1p array |             |      |      |        | A_1_0_89                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_90_U                  | ram_1p array |             |      |      |        | A_1_0_90                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_91_U                  | ram_1p array |             |      |      |        | A_1_0_91                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_92_U                  | ram_1p array |             |      |      |        | A_1_0_92                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_93_U                  | ram_1p array |             |      |      |        | A_1_0_93                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_94_U                  | ram_1p array |             |      |      |        | A_1_0_94                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_95_U                  | ram_1p array |             |      |      |        | A_1_0_95                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_96_U                  | ram_1p array |             |      |      |        | A_1_0_96                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_97_U                  | ram_1p array |             |      |      |        | A_1_0_97                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_98_U                  | ram_1p array |             |      |      |        | A_1_0_98                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_99_U                  | ram_1p array |             |      |      |        | A_1_0_99                   | auto   | 1       | 32, 25, 1        |
|    A_1_0_100_U                 | ram_1p array |             |      |      |        | A_1_0_100                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_101_U                 | ram_1p array |             |      |      |        | A_1_0_101                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_102_U                 | ram_1p array |             |      |      |        | A_1_0_102                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_103_U                 | ram_1p array |             |      |      |        | A_1_0_103                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_104_U                 | ram_1p array |             |      |      |        | A_1_0_104                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_105_U                 | ram_1p array |             |      |      |        | A_1_0_105                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_106_U                 | ram_1p array |             |      |      |        | A_1_0_106                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_107_U                 | ram_1p array |             |      |      |        | A_1_0_107                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_108_U                 | ram_1p array |             |      |      |        | A_1_0_108                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_109_U                 | ram_1p array |             |      |      |        | A_1_0_109                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_110_U                 | ram_1p array |             |      |      |        | A_1_0_110                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_111_U                 | ram_1p array |             |      |      |        | A_1_0_111                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_112_U                 | ram_1p array |             |      |      |        | A_1_0_112                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_113_U                 | ram_1p array |             |      |      |        | A_1_0_113                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_114_U                 | ram_1p array |             |      |      |        | A_1_0_114                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_115_U                 | ram_1p array |             |      |      |        | A_1_0_115                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_116_U                 | ram_1p array |             |      |      |        | A_1_0_116                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_117_U                 | ram_1p array |             |      |      |        | A_1_0_117                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_118_U                 | ram_1p array |             |      |      |        | A_1_0_118                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_119_U                 | ram_1p array |             |      |      |        | A_1_0_119                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_120_U                 | ram_1p array |             |      |      |        | A_1_0_120                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_121_U                 | ram_1p array |             |      |      |        | A_1_0_121                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_122_U                 | ram_1p array |             |      |      |        | A_1_0_122                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_123_U                 | ram_1p array |             |      |      |        | A_1_0_123                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_124_U                 | ram_1p array |             |      |      |        | A_1_0_124                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_125_U                 | ram_1p array |             |      |      |        | A_1_0_125                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_126_U                 | ram_1p array |             |      |      |        | A_1_0_126                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_127_U                 | ram_1p array |             |      |      |        | A_1_0_127                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_128_U                 | ram_1p array |             |      |      |        | A_1_0_128                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_129_U                 | ram_1p array |             |      |      |        | A_1_0_129                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_130_U                 | ram_1p array |             |      |      |        | A_1_0_130                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_131_U                 | ram_1p array |             |      |      |        | A_1_0_131                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_132_U                 | ram_1p array |             |      |      |        | A_1_0_132                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_133_U                 | ram_1p array |             |      |      |        | A_1_0_133                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_134_U                 | ram_1p array |             |      |      |        | A_1_0_134                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_135_U                 | ram_1p array |             |      |      |        | A_1_0_135                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_136_U                 | ram_1p array |             |      |      |        | A_1_0_136                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_137_U                 | ram_1p array |             |      |      |        | A_1_0_137                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_138_U                 | ram_1p array |             |      |      |        | A_1_0_138                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_139_U                 | ram_1p array |             |      |      |        | A_1_0_139                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_140_U                 | ram_1p array |             |      |      |        | A_1_0_140                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_141_U                 | ram_1p array |             |      |      |        | A_1_0_141                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_142_U                 | ram_1p array |             |      |      |        | A_1_0_142                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_143_U                 | ram_1p array |             |      |      |        | A_1_0_143                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_144_U                 | ram_1p array |             |      |      |        | A_1_0_144                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_145_U                 | ram_1p array |             |      |      |        | A_1_0_145                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_146_U                 | ram_1p array |             |      |      |        | A_1_0_146                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_147_U                 | ram_1p array |             |      |      |        | A_1_0_147                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_148_U                 | ram_1p array |             |      |      |        | A_1_0_148                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_149_U                 | ram_1p array |             |      |      |        | A_1_0_149                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_150_U                 | ram_1p array |             |      |      |        | A_1_0_150                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_151_U                 | ram_1p array |             |      |      |        | A_1_0_151                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_152_U                 | ram_1p array |             |      |      |        | A_1_0_152                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_153_U                 | ram_1p array |             |      |      |        | A_1_0_153                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_154_U                 | ram_1p array |             |      |      |        | A_1_0_154                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_155_U                 | ram_1p array |             |      |      |        | A_1_0_155                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_156_U                 | ram_1p array |             |      |      |        | A_1_0_156                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_157_U                 | ram_1p array |             |      |      |        | A_1_0_157                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_158_U                 | ram_1p array |             |      |      |        | A_1_0_158                  | auto   | 1       | 32, 25, 1        |
|    A_1_0_159_U                 | ram_1p array |             |      |      |        | A_1_0_159                  | auto   | 1       | 32, 25, 1        |
|    p_U                         | ram_1p array |             |      |      |        | p                          | auto   | 1       | 32, 25, 1        |
|    p_1_U                       | ram_1p array |             |      |      |        | p_1                        | auto   | 1       | 32, 25, 1        |
|    p_2_U                       | ram_1p array |             |      |      |        | p_2                        | auto   | 1       | 32, 25, 1        |
|    p_3_U                       | ram_1p array |             |      |      |        | p_3                        | auto   | 1       | 32, 25, 1        |
|    p_4_U                       | ram_1p array |             |      |      |        | p_4                        | auto   | 1       | 32, 25, 1        |
|    p_5_U                       | ram_1p array |             |      |      |        | p_5                        | auto   | 1       | 32, 25, 1        |
|    p_6_U                       | ram_1p array |             |      |      |        | p_6                        | auto   | 1       | 32, 25, 1        |
|    p_7_U                       | ram_1p array |             |      |      |        | p_7                        | auto   | 1       | 32, 25, 1        |
|    p_8_U                       | ram_1p array |             |      |      |        | p_8                        | auto   | 1       | 32, 25, 1        |
|    p_9_U                       | ram_1p array |             |      |      |        | p_9                        | auto   | 1       | 32, 25, 1        |
|    p_10_U                      | ram_1p array |             |      |      |        | p_10                       | auto   | 1       | 32, 25, 1        |
|    p_11_U                      | ram_1p array |             |      |      |        | p_11                       | auto   | 1       | 32, 25, 1        |
|    p_12_U                      | ram_1p array |             |      |      |        | p_12                       | auto   | 1       | 32, 25, 1        |
|    p_13_U                      | ram_1p array |             |      |      |        | p_13                       | auto   | 1       | 32, 25, 1        |
|    p_14_U                      | ram_1p array |             |      |      |        | p_14                       | auto   | 1       | 32, 25, 1        |
|    p_15_U                      | ram_1p array |             |      |      |        | p_15                       | auto   | 1       | 32, 25, 1        |
|   + compute_FT1_level0         |              |             | 0    | 0    |        |                            |        |         |                  |
|     q_1_0_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_0_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_1_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_1_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_2_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_2_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_3_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_3_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_4_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_4_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_5_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_5_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_6_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_6_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_7_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_7_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_8_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_8_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     q_1_9_0_0_val_c_U          | fifo channel | scalar prop |      |      |        | q_1_9_0_0_val_c            | srl    | 0       | 32, 4, 1         |
|     i0_cast2_loc_channel_U     | fifo channel | task level  |      |      |        | i0_cast2_loc_channel       | srl    | 0       | 7, 2, 1          |
|     add_ln282_loc_channel_U    | fifo channel | task level  |      |      |        | add_ln282_loc_channel      | srl    | 0       | 7, 2, 1          |
|     add_ln285_loc_channel_U    | fifo channel | task level  |      |      |        | add_ln285_loc_channel      | srl    | 0       | 7, 2, 1          |
+--------------------------------+--------------+-------------+------+------+--------+----------------------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+----------+----------------------------------------------+-------------------------------------------------+
| Type      | Options  | Location                                     | Messages                                        |
+-----------+----------+----------------------------------------------+-------------------------------------------------+
| data_pack | VARIABLE | ../../../src/slr0.cpp:845 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:846 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:847 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:848 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:849 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:850 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
+-----------+----------+----------------------------------------------+-------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------------------+-------------------------------------------------+
| Type            | Options                                                               | Location                                        |
+-----------------+-----------------------------------------------------------------------+-------------------------------------------------+
| inline          | off                                                                   | ../../../src/slr0.cpp:11 in load_vp_for_task3   |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:13 in load_vp_for_task3   |
| inline          | off                                                                   | ../../../src/slr0.cpp:20 in load_vp_for_task3   |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:22 in load_vp_for_task3   |
| inline          | off                                                                   | ../../../src/slr0.cpp:46 in load_va_for_task3   |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:48 in load_va_for_task3   |
| inline          | off                                                                   | ../../../src/slr0.cpp:55 in load_va_for_task3   |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:57 in load_va_for_task3   |
| inline          | off                                                                   | ../../../src/slr0.cpp:81 in load_va_for_task1   |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:83 in load_va_for_task1   |
| inline          | off                                                                   | ../../../src/slr0.cpp:90 in load_va_for_task1   |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:92 in load_va_for_task1   |
| inline          | off                                                                   | ../../../src/slr0.cpp:116 in load_vr_for_task1  |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:118 in load_vr_for_task1  |
| inline          | off                                                                   | ../../../src/slr0.cpp:125 in load_vr_for_task1  |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:127 in load_vr_for_task1  |
| inline          | off                                                                   | ../../../src/slr0.cpp:151 in store_vs_for_task1 |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:153 in store_vs_for_task1 |
| inline          | off                                                                   | ../../../src/slr0.cpp:159 in store_vs_for_task1 |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:161 in store_vs_for_task1 |
| inline          | off                                                                   | ../../../src/slr0.cpp:202 in store_vq_for_task3 |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:204 in store_vq_for_task3 |
| inline          | off                                                                   | ../../../src/slr0.cpp:210 in store_vq_for_task3 |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:212 in store_vq_for_task3 |
| inline          | off                                                                   | ../../../src/slr0.cpp:229 in compute_ft0_level0 |
| dataflow        |                                                                       | ../../../src/slr0.cpp:230 in compute_ft0_level0 |
| inline          | off                                                                   | ../../../src/slr0.cpp:239 in ft0_level0         |
| array_partition | variable = s_0 cyclic factor = 16 dim = 2                             | ../../../src/slr0.cpp:241 in ft0_level0         |
| array_partition | variable = s_1 cyclic factor = 16 dim = 2                             | ../../../src/slr0.cpp:243 in ft0_level0         |
| array_partition | variable = A_0 cyclic factor = 16 dim = 2                             | ../../../src/slr0.cpp:245 in ft0_level0         |
| array_partition | variable = A_0 cyclic factor = 16 dim = 4                             | ../../../src/slr0.cpp:246 in ft0_level0         |
| array_partition | variable = A_1 cyclic factor = 16 dim = 2                             | ../../../src/slr0.cpp:248 in ft0_level0         |
| array_partition | variable = A_1 cyclic factor = 16 dim = 4                             | ../../../src/slr0.cpp:249 in ft0_level0         |
| array_partition | variable = r cyclic factor = 16 dim = 2                               | ../../../src/slr0.cpp:251 in ft0_level0         |
| inline          | off                                                                   | ../../../src/slr0.cpp:280 in compute_ft1_level0 |
| dataflow        |                                                                       | ../../../src/slr0.cpp:281 in compute_ft1_level0 |
| inline          | off                                                                   | ../../../src/slr0.cpp:290 in ft1_level0         |
| array_partition | variable = q_0 cyclic factor = 10 dim = 2                             | ../../../src/slr0.cpp:292 in ft1_level0         |
| array_partition | variable = q_1 cyclic factor = 10 dim = 2                             | ../../../src/slr0.cpp:294 in ft1_level0         |
| array_partition | variable = A_0 cyclic factor = 10 dim = 2                             | ../../../src/slr0.cpp:296 in ft1_level0         |
| array_partition | variable = A_0 cyclic factor = 16 dim = 4                             | ../../../src/slr0.cpp:297 in ft1_level0         |
| array_partition | variable = A_1 cyclic factor = 10 dim = 2                             | ../../../src/slr0.cpp:299 in ft1_level0         |
| array_partition | variable = A_1 cyclic factor = 16 dim = 4                             | ../../../src/slr0.cpp:300 in ft1_level0         |
| array_partition | variable = p cyclic factor = 16 dim = 2                               | ../../../src/slr0.cpp:302 in ft1_level0         |
| inline          | off                                                                   | ../../../src/slr0.cpp:327 in task0_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:330 in task0_intra        |
| inline          | off                                                                   | ../../../src/slr0.cpp:337 in task1_intra        |
| pipeline        | II = 2                                                                | ../../../src/slr0.cpp:341 in task1_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:343 in task1_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:345 in task1_intra        |
| pipeline        | II = 2                                                                | ../../../src/slr0.cpp:354 in task1_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:356 in task1_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:358 in task1_intra        |
| inline          | off                                                                   | ../../../src/slr0.cpp:368 in task2_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:371 in task2_intra        |
| inline          | off                                                                   | ../../../src/slr0.cpp:378 in task3_intra        |
| pipeline        | II = 2                                                                | ../../../src/slr0.cpp:382 in task3_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:384 in task3_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:386 in task3_intra        |
| pipeline        | II = 2                                                                | ../../../src/slr0.cpp:395 in task3_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:397 in task3_intra        |
| unroll          |                                                                       | ../../../src/slr0.cpp:399 in task3_intra        |
| inline          | off                                                                   | ../../../src/slr0.cpp:409 in read_r_ft0         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:411 in read_r_ft0         |
| inline          | off                                                                   | ../../../src/slr0.cpp:436 in read_r_ft0         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:438 in read_r_ft0         |
| inline          | off                                                                   | ../../../src/slr0.cpp:478 in read_a_ft0         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:484 in read_a_ft0         |
| inline          | off                                                                   | ../../../src/slr0.cpp:512 in read_a_ft0         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:518 in read_a_ft0         |
| inline          | off                                                                   | ../../../src/slr0.cpp:561 in read_p_ft1         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:563 in read_p_ft1         |
| inline          | off                                                                   | ../../../src/slr0.cpp:588 in read_p_ft1         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:590 in read_p_ft1         |
| inline          | off                                                                   | ../../../src/slr0.cpp:630 in read_a_ft1         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:636 in read_a_ft1         |
| inline          | off                                                                   | ../../../src/slr0.cpp:664 in read_a_ft1         |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:670 in read_a_ft1         |
| inline          | off                                                                   | ../../../src/slr0.cpp:713 in write_s_ft0        |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:718 in write_s_ft0        |
| inline          | off                                                                   | ../../../src/slr0.cpp:744 in write_s_ft0        |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:749 in write_s_ft0        |
| inline          | off                                                                   | ../../../src/slr0.cpp:790 in write_q_ft1        |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:795 in write_q_ft1        |
| inline          | off                                                                   | ../../../src/slr0.cpp:807 in write_q_ft1        |
| pipeline        | II = 1                                                                | ../../../src/slr0.cpp:812 in write_q_ft1        |
| interface       | m_axi port = vs_for_task1 offset = slave bundle = kernel_vs_for_task1 | ../../../src/slr0.cpp:827 in kernel_nlp_slr0    |
| interface       | m_axi port = vr_for_task1 offset = slave bundle = kernel_vr_for_task1 | ../../../src/slr0.cpp:829 in kernel_nlp_slr0    |
| interface       | m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1 | ../../../src/slr0.cpp:831 in kernel_nlp_slr0    |
| interface       | m_axi port = vA_for_task3 offset = slave bundle = kernel_vA_for_task3 | ../../../src/slr0.cpp:833 in kernel_nlp_slr0    |
| interface       | m_axi port = vq_for_task3 offset = slave bundle = kernel_vq_for_task3 | ../../../src/slr0.cpp:835 in kernel_nlp_slr0    |
| interface       | m_axi port = vp_for_task3 offset = slave bundle = kernel_vp_for_task3 | ../../../src/slr0.cpp:837 in kernel_nlp_slr0    |
| interface       | s_axilite port = vs_for_task1 bundle = control                        | ../../../src/slr0.cpp:839 in kernel_nlp_slr0    |
| interface       | s_axilite port = vr_for_task1 bundle = control                        | ../../../src/slr0.cpp:840 in kernel_nlp_slr0    |
| interface       | s_axilite port = vA_for_task1 bundle = control                        | ../../../src/slr0.cpp:841 in kernel_nlp_slr0    |
| interface       | s_axilite port = vA_for_task3 bundle = control                        | ../../../src/slr0.cpp:842 in kernel_nlp_slr0    |
| interface       | s_axilite port = vq_for_task3 bundle = control                        | ../../../src/slr0.cpp:843 in kernel_nlp_slr0    |
| interface       | s_axilite port = vp_for_task3 bundle = control                        | ../../../src/slr0.cpp:844 in kernel_nlp_slr0    |
| interface       | s_axilite port = return bundle = control                              | ../../../src/slr0.cpp:851 in kernel_nlp_slr0    |
| dataflow        |                                                                       | ../../../src/slr0.cpp:852 in kernel_nlp_slr0    |
| stream          | variable = fifo_q_to_off_chip depth = 1024                            | ../../../src/slr0.cpp:854 in kernel_nlp_slr0    |
| stream          | variable = fifo_s_to_off_chip depth = 1024                            | ../../../src/slr0.cpp:856 in kernel_nlp_slr0    |
| stream          | variable = fifo_r_from_off_chip_to_S1 depth = 1024                    | ../../../src/slr0.cpp:858 in kernel_nlp_slr0    |
| stream          | variable = fifo_A_from_off_chip_to_S1 depth = 1024                    | ../../../src/slr0.cpp:860 in kernel_nlp_slr0    |
| stream          | variable = fifo_A_from_off_chip_to_S3 depth = 1024                    | ../../../src/slr0.cpp:862 in kernel_nlp_slr0    |
| stream          | variable = fifo_p_from_off_chip_to_S3 depth = 1024                    | ../../../src/slr0.cpp:864 in kernel_nlp_slr0    |
+-----------------+-----------------------------------------------------------------------+-------------------------------------------------+


