

================================================================
== Vitis HLS Report for 'histogram_map_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Thu Jun  9 19:58:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.727 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  5.160 us|  5.160 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |      514|      514|         4|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     116|    173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_198_p2                    |         +|   0|  0|  39|          32|           1|
    |add_ln10_fu_140_p2                 |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_store_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_134_p2                |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln13_fu_168_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  91|          89|          51|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_54                    |  14|          3|   32|         96|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_acc_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i           |   9|          2|   10|         20|
    |i_1_fu_50                    |   9|          2|   10|         20|
    |old_1_fu_46                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  82|         18|  150|        364|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_54                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_fu_50                         |  10|   0|   10|          0|
    |icmp_ln10_reg_237                 |   1|   0|    1|          0|
    |icmp_ln10_reg_237_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln13_reg_253                 |   1|   0|    1|          0|
    |old_1_fu_46                       |  32|   0|   32|          0|
    |old_3_reg_246                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 116|   0|  116|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  histogram_map_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  histogram_map_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  histogram_map_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  histogram_map_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  histogram_map_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  histogram_map_Pipeline_VITIS_LOOP_10_2|  return value|
|old               |   in|   32|     ap_none|                                     old|        scalar|
|inputA_address0   |  out|    9|   ap_memory|                                  inputA|         array|
|inputA_ce0        |  out|    1|   ap_memory|                                  inputA|         array|
|inputA_q0         |   in|   32|   ap_memory|                                  inputA|         array|
|hist_address0     |  out|   10|   ap_memory|                                    hist|         array|
|hist_ce0          |  out|    1|   ap_memory|                                    hist|         array|
|hist_we0          |  out|    1|   ap_memory|                                    hist|         array|
|hist_d0           |  out|   32|   ap_memory|                                    hist|         array|
|hist_address1     |  out|   10|   ap_memory|                                    hist|         array|
|hist_ce1          |  out|    1|   ap_memory|                                    hist|         array|
|hist_q1           |   in|   32|   ap_memory|                                    hist|         array|
|acc_out           |  out|   32|      ap_vld|                                 acc_out|       pointer|
|acc_out_ap_vld    |  out|    1|      ap_vld|                                 acc_out|       pointer|
|old_1_out         |  out|   10|      ap_vld|                               old_1_out|       pointer|
|old_1_out_ap_vld  |  out|    1|      ap_vld|                               old_1_out|       pointer|
+------------------+-----+-----+------------+----------------------------------------+--------------+

