0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.v,1590635545,verilog,,D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/dbu_tb.v,,ALU;RAM128X1D_HD128;RAM128X1D_HD129;RAM128X1D_HD130;RAM128X1D_HD131;RAM128X1D_HD132;RAM128X1D_HD133;RAM128X1D_HD134;RAM128X1D_HD135;RAM128X1D_HD136;RAM128X1D_HD137;RAM128X1D_HD138;RAM128X1D_HD139;RAM128X1D_HD140;RAM128X1D_HD141;RAM128X1D_HD142;RAM128X1D_HD143;RAM128X1D_HD144;RAM128X1D_HD145;RAM128X1D_HD146;RAM128X1D_HD147;RAM128X1D_HD148;RAM128X1D_HD149;RAM128X1D_HD150;RAM128X1D_HD151;RAM128X1D_HD152;RAM128X1D_HD153;RAM128X1D_HD154;RAM128X1D_HD155;RAM128X1D_HD156;RAM128X1D_HD157;RAM128X1D_HD158;RAM128X1D_HD159;RAM128X1D_HD160;RAM128X1D_HD161;RAM128X1D_HD162;RAM128X1D_HD163;RAM128X1D_HD164;RAM128X1D_HD165;RAM128X1D_HD166;RAM128X1D_HD167;RAM128X1D_HD168;RAM128X1D_HD169;RAM128X1D_HD170;RAM128X1D_HD171;RAM128X1D_HD172;RAM128X1D_HD173;RAM128X1D_HD174;RAM128X1D_HD175;RAM128X1D_HD176;RAM128X1D_HD177;RAM128X1D_HD178;RAM128X1D_HD179;RAM128X1D_HD180;RAM128X1D_HD181;RAM128X1D_HD182;RAM128X1D_HD183;RAM128X1D_HD184;RAM128X1D_HD185;RAM128X1D_HD186;RAM128X1D_HD187;RAM128X1D_HD188;RAM128X1D_HD189;RAM128X1D_HD190;RAM128X1D_HD191;RAM128X1D_HD192;RAM128X1D_HD193;RAM128X1D_HD194;RAM128X1D_HD195;RAM128X1D_HD196;RAM128X1D_HD197;RAM128X1D_HD198;RAM128X1D_HD199;RAM128X1D_HD200;RAM128X1D_HD201;RAM128X1D_HD202;RAM128X1D_HD203;RAM128X1D_HD204;RAM128X1D_HD205;RAM128X1D_HD206;RAM128X1D_HD207;RAM128X1D_HD208;RAM128X1D_HD209;RAM128X1D_HD210;RAM128X1D_HD211;RAM128X1D_HD212;RAM128X1D_HD213;RAM128X1D_HD214;RAM128X1D_HD215;RAM128X1D_HD216;RAM128X1D_HD217;RAM128X1D_HD218;RAM128X1D_HD219;RAM128X1D_HD220;RAM128X1D_HD221;RAM128X1D_HD222;RAM128X1D_HD223;RAM128X1D_HD224;RAM128X1D_HD225;RAM128X1D_HD226;RAM128X1D_HD227;RAM128X1D_HD228;RAM128X1D_HD229;RAM128X1D_HD230;RAM128X1D_HD231;RAM128X1D_HD232;RAM128X1D_HD233;RAM128X1D_HD234;RAM128X1D_HD235;RAM128X1D_HD236;RAM128X1D_HD237;RAM128X1D_HD238;RAM128X1D_HD239;RAM128X1D_HD240;RAM128X1D_HD241;RAM128X1D_HD242;RAM128X1D_HD243;RAM128X1D_HD244;RAM128X1D_HD245;RAM128X1D_HD246;RAM128X1D_HD247;RAM128X1D_HD248;RAM128X1D_HD249;RAM128X1D_HD250;RAM128X1D_HD251;RAM128X1D_HD252;RAM128X1D_HD253;RAM128X1D_HD254;RAM128X1D_UNIQ_BASE_;control_unit;cpu_multicycle;cpu_top;dbu;dist_mem_512x32;dist_mem_512x32__dist_mem_gen_v8_0_13;dist_mem_512x32__dist_mem_gen_v8_0_13_synth;dist_mem_512x32__dpram;edge_taker;edge_taker_0;edge_taker_1;glbl;register_file,,,,,,,,
D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/dbu_tb.v,1590634570,verilog,,,,dbu_tb,,,,,,,,
