<?xml version="1.0" encoding="UTF-8"?>
<components>
<component>
   <name>Component_Name</name>
   <variant>Variant_Name</variant>
   <type>Leaf_or_Hier</type>



<parameters>
 <parameter>
  <name>Parameter_Name</name>
  <default>Default_Value</default>
  </parameter>
</parameters>


<interfaces>
 <interface>
   <name>Interface_Name</name>
   <direction>Direction</direction>   /* input output
   <width>[Hi:Lo]</width>             /* may use parameters
   <type>Type</type>                  /* reg wire
 </interface>
</interfaces>

<brothers>
 <module>
  <name>Component_Variant</name>
  <component>Component</component>
 </module>
</brothers>


<children>     
 <module>
  <name>Component_Variant</name>
  <component>Component</component>
  <project>Project</project>
 </module>
</children>     


<library>     
 <module>
  <name>Component_Variant</name>
  <component>Component</component>
 </module>
</library>


<mem_map>
 <addr_width>Num_of_Add_bits</addr_width>
 <data_width>Num_of_Data_bits</data_width>
 <mem_space>
  <name>Register_Name</name>
  <value>Reset_Value</value>
 </mem_space>
</mem_map>


<configurations>
 <configuration>
  <name>Configuration_Name</name>
  <parameters>
  <parameter>
   <name>Parameter_Name</name>                     // used to override components default values and to set testbench parameters
   <value>Simulation_Value</value>
  </parameter>
  </parameters>
 </configuration>
</configurations>



<code_coverage>
  <configuration>Configuration_Name</configuration>

 <cover>
  <name>Module_name</name>
  <instance>Module_instance</instance>
 </cover>

 <cover>
  <name>Module_name</name>
  <instance>Module_instance</instance>
 </cover>


</code_coverage>






<sims>
 <sim>
  <name>Simulation_Name</name>
  <configuration>Configuration_Name</configuration>
  <parameters>
  <parameter>
   <name>Parameter_Name</name>                     // used to override components default values and to set testbench parameters
   <value>Simulation_Value</value>
  </parameter>
  </parameters>
 </sim>
</sims>


<chips>
  <chip>
    <name>Target_Variant_Configuration</name>
    <target>Nexys2</target>
    <configuration>Configuration_Name</configuration>
  <parameters>
  <parameter>
   <name>Parameter_Name</name>                     // used to override components default values and to set testbench parameters
   <value>Simulation_Value</value>
  </parameter>
  </parameters>
    <children>
      <module>
       <name>disp_io</name>
       <component>disp_io</component>
       <project>logic</project>
      </module>
     </children>
     <extra>
     <local>rel path to syn comp  </local>
     <local>rel path to syn comp  </local>
     </extra>
  </chip>
</chips>


  <syn_children>
   <module>
    <name>disp_io</name>
    <component>disp_io</component>
    <project>logic</project>
   </module>
  </syn_children>




// The following is only present in a hier design




<nodes>
 <node>
   <name>Node_Name</name>
   <width>[Hi:Lo]</width>             /* may use parameters
   <type>Type</type>                  /* reg wire
 </node>
</nodes>




<instances>
  <instance>
  <instance_name>Instance_Name</instance_name>
  <component_name>Component_Name</component_name>
  <parameters>
    <parameter>
      <name>Parameter_Name</name>
      <value>Parameter_Value</value>         /* may use parameters
    </parameter>
  </parameters>
  <interfaces>
    <interface>
      <name>Interface_Name</name>
      <value>Interface_Node</value>             
    </interface>
  </interfaces>
  </instance>
</instances>

<rtl>
Verilog glue logic


</rtl>






</component>
</components>
