
Test_04_Intr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08004c00  08004c00  00014c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cc8  08004cc8  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004cc8  08004cc8  00014cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004cd0  08004cd0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cd0  08004cd0  00014cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cd4  08004cd4  00014cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000068  08004d40  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  08004d40  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f0c5  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022d0  00000000  00000000  0002f1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e38  00000000  00000000  00031470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b14  00000000  00000000  000322a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018651  00000000  00000000  00032dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010616  00000000  00000000  0004b40d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bca2  00000000  00000000  0005ba23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000044f4  00000000  00000000  000f76c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000fbbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004be8 	.word	0x08004be8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004be8 	.word	0x08004be8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int val1,val2,ch = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) // Sampling comple
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	if(ch==0)
 8000584:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <HAL_ADC_ConvCpltCallback+0x48>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d10c      	bne.n	80005a6 <HAL_ADC_ConvCpltCallback+0x2a>
	{
		val1 = HAL_ADC_GetValue(&hadc1);
 800058c:	480e      	ldr	r0, [pc, #56]	; (80005c8 <HAL_ADC_ConvCpltCallback+0x4c>)
 800058e:	f000 ff2b 	bl	80013e8 <HAL_ADC_GetValue>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	4b0d      	ldr	r3, [pc, #52]	; (80005cc <HAL_ADC_ConvCpltCallback+0x50>)
 8000598:	601a      	str	r2, [r3, #0]
		ch++;
 800059a:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <HAL_ADC_ConvCpltCallback+0x48>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	3301      	adds	r3, #1
 80005a0:	4a08      	ldr	r2, [pc, #32]	; (80005c4 <HAL_ADC_ConvCpltCallback+0x48>)
 80005a2:	6013      	str	r3, [r2, #0]
	{
		val2 = HAL_ADC_GetValue(&hadc1);
		ch = 0;
	}

}
 80005a4:	e009      	b.n	80005ba <HAL_ADC_ConvCpltCallback+0x3e>
		val2 = HAL_ADC_GetValue(&hadc1);
 80005a6:	4808      	ldr	r0, [pc, #32]	; (80005c8 <HAL_ADC_ConvCpltCallback+0x4c>)
 80005a8:	f000 ff1e 	bl	80013e8 <HAL_ADC_GetValue>
 80005ac:	4603      	mov	r3, r0
 80005ae:	461a      	mov	r2, r3
 80005b0:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <HAL_ADC_ConvCpltCallback+0x54>)
 80005b2:	601a      	str	r2, [r3, #0]
		ch = 0;
 80005b4:	4b03      	ldr	r3, [pc, #12]	; (80005c4 <HAL_ADC_ConvCpltCallback+0x48>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000164 	.word	0x20000164
 80005c8:	20000084 	.word	0x20000084
 80005cc:	2000015c 	.word	0x2000015c
 80005d0:	20000160 	.word	0x20000160

080005d4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_IT(&hadc1);
 80005dc:	4803      	ldr	r0, [pc, #12]	; (80005ec <HAL_TIM_PeriodElapsedCallback+0x18>)
 80005de:	f000 fd35 	bl	800104c <HAL_ADC_Start_IT>
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000084 	.word	0x20000084

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f4:	f000 fc74 	bl	8000ee0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f8:	f000 f822 	bl	8000640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fc:	f000 f966 	bl	80008cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000600:	f000 f93a 	bl	8000878 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000604:	f000 f886 	bl	8000714 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000608:	f000 f8e8 	bl	80007dc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart ("Interrupt");
 800060c:	4807      	ldr	r0, [pc, #28]	; (800062c <main+0x3c>)
 800060e:	f000 f9ef 	bl	80009f0 <ProgramStart>
  HAL_TIM_Base_Start_IT(&htim3);
 8000612:	4807      	ldr	r0, [pc, #28]	; (8000630 <main+0x40>)
 8000614:	f002 f8f2 	bl	80027fc <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Current ADC Value : (%d, %d)\r\n",val1,val2);
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <main+0x44>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a06      	ldr	r2, [pc, #24]	; (8000638 <main+0x48>)
 800061e:	6812      	ldr	r2, [r2, #0]
 8000620:	4619      	mov	r1, r3
 8000622:	4806      	ldr	r0, [pc, #24]	; (800063c <main+0x4c>)
 8000624:	f003 fa38 	bl	8003a98 <iprintf>
  {
 8000628:	e7f6      	b.n	8000618 <main+0x28>
 800062a:	bf00      	nop
 800062c:	08004c00 	.word	0x08004c00
 8000630:	200000cc 	.word	0x200000cc
 8000634:	2000015c 	.word	0x2000015c
 8000638:	20000160 	.word	0x20000160
 800063c:	08004c0c 	.word	0x08004c0c

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b094      	sub	sp, #80	; 0x50
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	f107 0320 	add.w	r3, r7, #32
 800064a:	2230      	movs	r2, #48	; 0x30
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f003 fb88 	bl	8003d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000664:	2300      	movs	r3, #0
 8000666:	60bb      	str	r3, [r7, #8]
 8000668:	4b28      	ldr	r3, [pc, #160]	; (800070c <SystemClock_Config+0xcc>)
 800066a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800066c:	4a27      	ldr	r2, [pc, #156]	; (800070c <SystemClock_Config+0xcc>)
 800066e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000672:	6413      	str	r3, [r2, #64]	; 0x40
 8000674:	4b25      	ldr	r3, [pc, #148]	; (800070c <SystemClock_Config+0xcc>)
 8000676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000680:	2300      	movs	r3, #0
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	4b22      	ldr	r3, [pc, #136]	; (8000710 <SystemClock_Config+0xd0>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a21      	ldr	r2, [pc, #132]	; (8000710 <SystemClock_Config+0xd0>)
 800068a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b1f      	ldr	r3, [pc, #124]	; (8000710 <SystemClock_Config+0xd0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069c:	2302      	movs	r3, #2
 800069e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2310      	movs	r3, #16
 80006a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ac:	2300      	movs	r3, #0
 80006ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b0:	2310      	movs	r3, #16
 80006b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ba:	2304      	movs	r3, #4
 80006bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006be:	2304      	movs	r3, #4
 80006c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 fbb0 	bl	8001e2c <HAL_RCC_OscConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006d2:	f000 f977 	bl	80009c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d6:	230f      	movs	r3, #15
 80006d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006da:	2302      	movs	r3, #2
 80006dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006de:	2300      	movs	r3, #0
 80006e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	2102      	movs	r1, #2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 fe12 	bl	800231c <HAL_RCC_ClockConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006fe:	f000 f961 	bl	80009c4 <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3750      	adds	r7, #80	; 0x50
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40007000 	.word	0x40007000

08000714 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800071a:	463b      	mov	r3, r7
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000726:	4b2a      	ldr	r3, [pc, #168]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000728:	4a2a      	ldr	r2, [pc, #168]	; (80007d4 <MX_ADC1_Init+0xc0>)
 800072a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800072c:	4b28      	ldr	r3, [pc, #160]	; (80007d0 <MX_ADC1_Init+0xbc>)
 800072e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000732:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000734:	4b26      	ldr	r3, [pc, #152]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800073a:	4b25      	ldr	r3, [pc, #148]	; (80007d0 <MX_ADC1_Init+0xbc>)
 800073c:	2201      	movs	r2, #1
 800073e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000740:	4b23      	ldr	r3, [pc, #140]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000742:	2200      	movs	r2, #0
 8000744:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000746:	4b22      	ldr	r3, [pc, #136]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000748:	2201      	movs	r2, #1
 800074a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800074e:	4b20      	ldr	r3, [pc, #128]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000750:	2201      	movs	r2, #1
 8000752:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000754:	4b1e      	ldr	r3, [pc, #120]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800075a:	4b1d      	ldr	r3, [pc, #116]	; (80007d0 <MX_ADC1_Init+0xbc>)
 800075c:	4a1e      	ldr	r2, [pc, #120]	; (80007d8 <MX_ADC1_Init+0xc4>)
 800075e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000766:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000768:	2202      	movs	r2, #2
 800076a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_ADC1_Init+0xbc>)
 800076e:	2200      	movs	r2, #0
 8000770:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <MX_ADC1_Init+0xbc>)
 8000776:	2201      	movs	r2, #1
 8000778:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800077a:	4815      	ldr	r0, [pc, #84]	; (80007d0 <MX_ADC1_Init+0xbc>)
 800077c:	f000 fc22 	bl	8000fc4 <HAL_ADC_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8000786:	f000 f91d 	bl	80009c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800078a:	2300      	movs	r3, #0
 800078c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800078e:	2301      	movs	r3, #1
 8000790:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000796:	463b      	mov	r3, r7
 8000798:	4619      	mov	r1, r3
 800079a:	480d      	ldr	r0, [pc, #52]	; (80007d0 <MX_ADC1_Init+0xbc>)
 800079c:	f000 fe46 	bl	800142c <HAL_ADC_ConfigChannel>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80007a6:	f000 f90d 	bl	80009c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b2:	463b      	mov	r3, r7
 80007b4:	4619      	mov	r1, r3
 80007b6:	4806      	ldr	r0, [pc, #24]	; (80007d0 <MX_ADC1_Init+0xbc>)
 80007b8:	f000 fe38 	bl	800142c <HAL_ADC_ConfigChannel>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007c2:	f000 f8ff 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000084 	.word	0x20000084
 80007d4:	40012000 	.word	0x40012000
 80007d8:	0f000001 	.word	0x0f000001

080007dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e2:	f107 0308 	add.w	r3, r7, #8
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	463b      	mov	r3, r7
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007f8:	4b1d      	ldr	r3, [pc, #116]	; (8000870 <MX_TIM3_Init+0x94>)
 80007fa:	4a1e      	ldr	r2, [pc, #120]	; (8000874 <MX_TIM3_Init+0x98>)
 80007fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 80007fe:	4b1c      	ldr	r3, [pc, #112]	; (8000870 <MX_TIM3_Init+0x94>)
 8000800:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000804:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000806:	4b1a      	ldr	r3, [pc, #104]	; (8000870 <MX_TIM3_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8400-1;
 800080c:	4b18      	ldr	r3, [pc, #96]	; (8000870 <MX_TIM3_Init+0x94>)
 800080e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000812:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000814:	4b16      	ldr	r3, [pc, #88]	; (8000870 <MX_TIM3_Init+0x94>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <MX_TIM3_Init+0x94>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000820:	4813      	ldr	r0, [pc, #76]	; (8000870 <MX_TIM3_Init+0x94>)
 8000822:	f001 ff9b 	bl	800275c <HAL_TIM_Base_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800082c:	f000 f8ca 	bl	80009c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000834:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000836:	f107 0308 	add.w	r3, r7, #8
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	; (8000870 <MX_TIM3_Init+0x94>)
 800083e:	f002 f92f 	bl	8002aa0 <HAL_TIM_ConfigClockSource>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000848:	f000 f8bc 	bl	80009c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084c:	2300      	movs	r3, #0
 800084e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000850:	2300      	movs	r3, #0
 8000852:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000854:	463b      	mov	r3, r7
 8000856:	4619      	mov	r1, r3
 8000858:	4805      	ldr	r0, [pc, #20]	; (8000870 <MX_TIM3_Init+0x94>)
 800085a:	f002 fb37 	bl	8002ecc <HAL_TIMEx_MasterConfigSynchronization>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000864:	f000 f8ae 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000cc 	.word	0x200000cc
 8000874:	40000400 	.word	0x40000400

08000878 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800087c:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 800087e:	4a12      	ldr	r2, [pc, #72]	; (80008c8 <MX_USART2_UART_Init+0x50>)
 8000880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000882:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 800089e:	220c      	movs	r2, #12
 80008a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 80008b0:	f002 fb8e 	bl	8002fd0 <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008ba:	f000 f883 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000114 	.word	0x20000114
 80008c8:	40004400 	.word	0x40004400

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	; 0x28
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
 80008e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	4b34      	ldr	r3, [pc, #208]	; (80009b8 <MX_GPIO_Init+0xec>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a33      	ldr	r2, [pc, #204]	; (80009b8 <MX_GPIO_Init+0xec>)
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b31      	ldr	r3, [pc, #196]	; (80009b8 <MX_GPIO_Init+0xec>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	4b2d      	ldr	r3, [pc, #180]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4a2c      	ldr	r2, [pc, #176]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4b2a      	ldr	r3, [pc, #168]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	4b26      	ldr	r3, [pc, #152]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a25      	ldr	r2, [pc, #148]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b23      	ldr	r3, [pc, #140]	; (80009b8 <MX_GPIO_Init+0xec>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b1f      	ldr	r3, [pc, #124]	; (80009b8 <MX_GPIO_Init+0xec>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a1e      	ldr	r2, [pc, #120]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000940:	f043 0302 	orr.w	r3, r3, #2
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b1c      	ldr	r3, [pc, #112]	; (80009b8 <MX_GPIO_Init+0xec>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2120      	movs	r1, #32
 8000956:	4819      	ldr	r0, [pc, #100]	; (80009bc <MX_GPIO_Init+0xf0>)
 8000958:	f001 fa4e 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800095c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000962:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000966:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	4619      	mov	r1, r3
 8000972:	4813      	ldr	r0, [pc, #76]	; (80009c0 <MX_GPIO_Init+0xf4>)
 8000974:	f001 f8a4 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000978:	2320      	movs	r3, #32
 800097a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097c:	2301      	movs	r3, #1
 800097e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	4619      	mov	r1, r3
 800098e:	480b      	ldr	r0, [pc, #44]	; (80009bc <MX_GPIO_Init+0xf0>)
 8000990:	f001 f896 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 8000994:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099a:	2300      	movs	r3, #0
 800099c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	4619      	mov	r1, r3
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <MX_GPIO_Init+0xf0>)
 80009aa:	f001 f889 	bl	8001ac0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ae:	bf00      	nop
 80009b0:	3728      	adds	r7, #40	; 0x28
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020000 	.word	0x40020000
 80009c0:	40020800 	.word	0x40020800

080009c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c8:	b672      	cpsid	i
}
 80009ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009cc:	e7fe      	b.n	80009cc <Error_Handler+0x8>
	...

080009d0 <StandBy>:
extern UART_HandleTypeDef huart2;

//#include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h"

void StandBy()
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin));
 80009d4:	bf00      	nop
 80009d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009da:	4804      	ldr	r0, [pc, #16]	; (80009ec <StandBy+0x1c>)
 80009dc:	f001 f9f4 	bl	8001dc8 <HAL_GPIO_ReadPin>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d1f7      	bne.n	80009d6 <StandBy+0x6>
}
 80009e6:	bf00      	nop
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40020800 	.word	0x40020800

080009f0 <ProgramStart>:
void ProgramStart(char * str)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
	//printf("\033[2J\033[0;0H");// esc
	cls();
 80009f8:	f000 f84e 	bl	8000a98 <cls>
	Cursor(0,0);
 80009fc:	2100      	movs	r1, #0
 80009fe:	2000      	movs	r0, #0
 8000a00:	f000 f854 	bl	8000aac <Cursor>
	printf("Program Name - %s\r\n", str);
 8000a04:	6879      	ldr	r1, [r7, #4]
 8000a06:	4806      	ldr	r0, [pc, #24]	; (8000a20 <ProgramStart+0x30>)
 8000a08:	f003 f846 	bl	8003a98 <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 8000a0c:	4805      	ldr	r0, [pc, #20]	; (8000a24 <ProgramStart+0x34>)
 8000a0e:	f003 f8a9 	bl	8003b64 <puts>
	StandBy();
 8000a12:	f7ff ffdd 	bl	80009d0 <StandBy>

}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	08004c2c 	.word	0x08004c2c
 8000a24:	08004c40 	.word	0x08004c40

08000a28 <__io_getchar>:

int __io_getchar(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
	char ch;
	while(!(HAL_UART_Receive(&huart2, &ch, 1, 10) == HAL_OK));
 8000a2e:	bf00      	nop
 8000a30:	1df9      	adds	r1, r7, #7
 8000a32:	230a      	movs	r3, #10
 8000a34:	2201      	movs	r2, #1
 8000a36:	480d      	ldr	r0, [pc, #52]	; (8000a6c <__io_getchar+0x44>)
 8000a38:	f002 fba5 	bl	8003186 <HAL_UART_Receive>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d1f6      	bne.n	8000a30 <__io_getchar+0x8>
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000a42:	1df9      	adds	r1, r7, #7
 8000a44:	230a      	movs	r3, #10
 8000a46:	2201      	movs	r2, #1
 8000a48:	4808      	ldr	r0, [pc, #32]	; (8000a6c <__io_getchar+0x44>)
 8000a4a:	f002 fb11 	bl	8003070 <HAL_UART_Transmit>
	if(ch == '\r') HAL_UART_Transmit(&huart2, "\n", 1, 10);
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2b0d      	cmp	r3, #13
 8000a52:	d105      	bne.n	8000a60 <__io_getchar+0x38>
 8000a54:	230a      	movs	r3, #10
 8000a56:	2201      	movs	r2, #1
 8000a58:	4905      	ldr	r1, [pc, #20]	; (8000a70 <__io_getchar+0x48>)
 8000a5a:	4804      	ldr	r0, [pc, #16]	; (8000a6c <__io_getchar+0x44>)
 8000a5c:	f002 fb08 	bl	8003070 <HAL_UART_Transmit>
	return ch;
 8000a60:	79fb      	ldrb	r3, [r7, #7]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000114 	.word	0x20000114
 8000a70:	08004c64 	.word	0x08004c64

08000a74 <__io_putchar>:

int __io_putchar(int ch)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10); //
 8000a7c:	1d39      	adds	r1, r7, #4
 8000a7e:	230a      	movs	r3, #10
 8000a80:	2201      	movs	r2, #1
 8000a82:	4804      	ldr	r0, [pc, #16]	; (8000a94 <__io_putchar+0x20>)
 8000a84:	f002 faf4 	bl	8003070 <HAL_UART_Transmit>
	return ch;
 8000a88:	687b      	ldr	r3, [r7, #4]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000114 	.word	0x20000114

08000a98 <cls>:

void cls()
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0

	printf("\033[2J");
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <cls+0x10>)
 8000a9e:	f002 fffb 	bl	8003a98 <iprintf>
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	08004c68 	.word	0x08004c68

08000aac <Cursor>:
void Cursor(int x, int y)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf,"\033[%d;%dH",y,x);
 8000ab6:	f107 000c 	add.w	r0, r7, #12
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	683a      	ldr	r2, [r7, #0]
 8000abe:	4906      	ldr	r1, [pc, #24]	; (8000ad8 <Cursor+0x2c>)
 8000ac0:	f003 f858 	bl	8003b74 <siprintf>
	//printf("%s",buf);
	puts(buf);
 8000ac4:	f107 030c 	add.w	r3, r7, #12
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f003 f84b 	bl	8003b64 <puts>
}
 8000ace:	bf00      	nop
 8000ad0:	3720      	adds	r7, #32
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	08004c70 	.word	0x08004c70

08000adc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b10      	ldr	r3, [pc, #64]	; (8000b28 <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aea:	4a0f      	ldr	r2, [pc, #60]	; (8000b28 <HAL_MspInit+0x4c>)
 8000aec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af0:	6453      	str	r3, [r2, #68]	; 0x44
 8000af2:	4b0d      	ldr	r3, [pc, #52]	; (8000b28 <HAL_MspInit+0x4c>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	4a08      	ldr	r2, [pc, #32]	; (8000b28 <HAL_MspInit+0x4c>)
 8000b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_MspInit+0x4c>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b1a:	2007      	movs	r0, #7
 8000b1c:	f000 ff8e 	bl	8001a3c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b20:	bf00      	nop
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40023800 	.word	0x40023800

08000b2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08a      	sub	sp, #40	; 0x28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a1b      	ldr	r2, [pc, #108]	; (8000bb8 <HAL_ADC_MspInit+0x8c>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d12f      	bne.n	8000bae <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	4b1a      	ldr	r3, [pc, #104]	; (8000bbc <HAL_ADC_MspInit+0x90>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b56:	4a19      	ldr	r2, [pc, #100]	; (8000bbc <HAL_ADC_MspInit+0x90>)
 8000b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <HAL_ADC_MspInit+0x90>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	4b13      	ldr	r3, [pc, #76]	; (8000bbc <HAL_ADC_MspInit+0x90>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <HAL_ADC_MspInit+0x90>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <HAL_ADC_MspInit+0x90>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b86:	2303      	movs	r3, #3
 8000b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 0314 	add.w	r3, r7, #20
 8000b96:	4619      	mov	r1, r3
 8000b98:	4809      	ldr	r0, [pc, #36]	; (8000bc0 <HAL_ADC_MspInit+0x94>)
 8000b9a:	f000 ff91 	bl	8001ac0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2012      	movs	r0, #18
 8000ba4:	f000 ff55 	bl	8001a52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000ba8:	2012      	movs	r0, #18
 8000baa:	f000 ff6e 	bl	8001a8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000bae:	bf00      	nop
 8000bb0:	3728      	adds	r7, #40	; 0x28
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40012000 	.word	0x40012000
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40020000 	.word	0x40020000

08000bc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a0e      	ldr	r2, [pc, #56]	; (8000c0c <HAL_TIM_Base_MspInit+0x48>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d115      	bne.n	8000c02 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b0d      	ldr	r3, [pc, #52]	; (8000c10 <HAL_TIM_Base_MspInit+0x4c>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bde:	4a0c      	ldr	r2, [pc, #48]	; (8000c10 <HAL_TIM_Base_MspInit+0x4c>)
 8000be0:	f043 0302 	orr.w	r3, r3, #2
 8000be4:	6413      	str	r3, [r2, #64]	; 0x40
 8000be6:	4b0a      	ldr	r3, [pc, #40]	; (8000c10 <HAL_TIM_Base_MspInit+0x4c>)
 8000be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bea:	f003 0302 	and.w	r3, r3, #2
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	201d      	movs	r0, #29
 8000bf8:	f000 ff2b 	bl	8001a52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bfc:	201d      	movs	r0, #29
 8000bfe:	f000 ff44 	bl	8001a8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40000400 	.word	0x40000400
 8000c10:	40023800 	.word	0x40023800

08000c14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	; 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a19      	ldr	r2, [pc, #100]	; (8000c98 <HAL_UART_MspInit+0x84>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d12b      	bne.n	8000c8e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	613b      	str	r3, [r7, #16]
 8000c3a:	4b18      	ldr	r3, [pc, #96]	; (8000c9c <HAL_UART_MspInit+0x88>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3e:	4a17      	ldr	r2, [pc, #92]	; (8000c9c <HAL_UART_MspInit+0x88>)
 8000c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c44:	6413      	str	r3, [r2, #64]	; 0x40
 8000c46:	4b15      	ldr	r3, [pc, #84]	; (8000c9c <HAL_UART_MspInit+0x88>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <HAL_UART_MspInit+0x88>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	4a10      	ldr	r2, [pc, #64]	; (8000c9c <HAL_UART_MspInit+0x88>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6313      	str	r3, [r2, #48]	; 0x30
 8000c62:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <HAL_UART_MspInit+0x88>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c6e:	230c      	movs	r3, #12
 8000c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4619      	mov	r1, r3
 8000c88:	4805      	ldr	r0, [pc, #20]	; (8000ca0 <HAL_UART_MspInit+0x8c>)
 8000c8a:	f000 ff19 	bl	8001ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c8e:	bf00      	nop
 8000c90:	3728      	adds	r7, #40	; 0x28
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40004400 	.word	0x40004400
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020000 	.word	0x40020000

08000ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <NMI_Handler+0x4>

08000caa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cae:	e7fe      	b.n	8000cae <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cba:	e7fe      	b.n	8000cba <BusFault_Handler+0x4>

08000cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc0:	e7fe      	b.n	8000cc0 <UsageFault_Handler+0x4>

08000cc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf0:	f000 f948 	bl	8000f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000cfc:	4802      	ldr	r0, [pc, #8]	; (8000d08 <ADC_IRQHandler+0x10>)
 8000cfe:	f000 fa63 	bl	80011c8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000084 	.word	0x20000084

08000d0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d10:	4802      	ldr	r0, [pc, #8]	; (8000d1c <TIM3_IRQHandler+0x10>)
 8000d12:	f001 fdd5 	bl	80028c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	200000cc 	.word	0x200000cc

08000d20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	e00a      	b.n	8000d48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d32:	f7ff fe79 	bl	8000a28 <__io_getchar>
 8000d36:	4601      	mov	r1, r0
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	1c5a      	adds	r2, r3, #1
 8000d3c:	60ba      	str	r2, [r7, #8]
 8000d3e:	b2ca      	uxtb	r2, r1
 8000d40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	3301      	adds	r3, #1
 8000d46:	617b      	str	r3, [r7, #20]
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	dbf0      	blt.n	8000d32 <_read+0x12>
  }

  return len;
 8000d50:	687b      	ldr	r3, [r7, #4]
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3718      	adds	r7, #24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b086      	sub	sp, #24
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	60f8      	str	r0, [r7, #12]
 8000d62:	60b9      	str	r1, [r7, #8]
 8000d64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	e009      	b.n	8000d80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	1c5a      	adds	r2, r3, #1
 8000d70:	60ba      	str	r2, [r7, #8]
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fe7d 	bl	8000a74 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	dbf1      	blt.n	8000d6c <_write+0x12>
  }
  return len;
 8000d88:	687b      	ldr	r3, [r7, #4]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3718      	adds	r7, #24
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <_close>:

int _close(int file)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dba:	605a      	str	r2, [r3, #4]
  return 0;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <_isatty>:

int _isatty(int file)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dd2:	2301      	movs	r3, #1
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e04:	4a14      	ldr	r2, [pc, #80]	; (8000e58 <_sbrk+0x5c>)
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <_sbrk+0x60>)
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e10:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d102      	bne.n	8000e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <_sbrk+0x64>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	; (8000e64 <_sbrk+0x68>)
 8000e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e1e:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d207      	bcs.n	8000e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e2c:	f002 ffe8 	bl	8003e00 <__errno>
 8000e30:	4603      	mov	r3, r0
 8000e32:	220c      	movs	r2, #12
 8000e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3a:	e009      	b.n	8000e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <_sbrk+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e42:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4a05      	ldr	r2, [pc, #20]	; (8000e60 <_sbrk+0x64>)
 8000e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20020000 	.word	0x20020000
 8000e5c:	00000400 	.word	0x00000400
 8000e60:	20000168 	.word	0x20000168
 8000e64:	200002c0 	.word	0x200002c0

08000e68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <SystemInit+0x20>)
 8000e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e72:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <SystemInit+0x20>)
 8000e74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ec4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e90:	f7ff ffea 	bl	8000e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e94:	480c      	ldr	r0, [pc, #48]	; (8000ec8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e96:	490d      	ldr	r1, [pc, #52]	; (8000ecc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e98:	4a0d      	ldr	r2, [pc, #52]	; (8000ed0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e9c:	e002      	b.n	8000ea4 <LoopCopyDataInit>

08000e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ea2:	3304      	adds	r3, #4

08000ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea8:	d3f9      	bcc.n	8000e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eaa:	4a0a      	ldr	r2, [pc, #40]	; (8000ed4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000eac:	4c0a      	ldr	r4, [pc, #40]	; (8000ed8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eb0:	e001      	b.n	8000eb6 <LoopFillZerobss>

08000eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb4:	3204      	adds	r2, #4

08000eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb8:	d3fb      	bcc.n	8000eb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eba:	f002 ffa7 	bl	8003e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ebe:	f7ff fb97 	bl	80005f0 <main>
  bx  lr    
 8000ec2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ec4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ecc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ed0:	08004cd8 	.word	0x08004cd8
  ldr r2, =_sbss
 8000ed4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ed8:	200002bc 	.word	0x200002bc

08000edc <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000edc:	e7fe      	b.n	8000edc <DMA1_Stream0_IRQHandler>
	...

08000ee0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ee4:	4b0e      	ldr	r3, [pc, #56]	; (8000f20 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	; (8000f20 <HAL_Init+0x40>)
 8000eea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <HAL_Init+0x40>)
 8000ef6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <HAL_Init+0x40>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a07      	ldr	r2, [pc, #28]	; (8000f20 <HAL_Init+0x40>)
 8000f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f08:	2003      	movs	r0, #3
 8000f0a:	f000 fd97 	bl	8001a3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f000 f808 	bl	8000f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f14:	f7ff fde2 	bl	8000adc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023c00 	.word	0x40023c00

08000f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_InitTick+0x54>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <HAL_InitTick+0x58>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 fdaf 	bl	8001aa6 <HAL_SYSTICK_Config>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e00e      	b.n	8000f70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b0f      	cmp	r3, #15
 8000f56:	d80a      	bhi.n	8000f6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f60:	f000 fd77 	bl	8001a52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f64:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <HAL_InitTick+0x5c>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e000      	b.n	8000f70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	20000004 	.word	0x20000004

08000f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_IncTick+0x20>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <HAL_IncTick+0x24>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4413      	add	r3, r2
 8000f94:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <HAL_IncTick+0x24>)
 8000f96:	6013      	str	r3, [r2, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	2000016c 	.word	0x2000016c

08000fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb0:	4b03      	ldr	r3, [pc, #12]	; (8000fc0 <HAL_GetTick+0x14>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	2000016c 	.word	0x2000016c

08000fc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e033      	b.n	8001042 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d109      	bne.n	8000ff6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff fda2 	bl	8000b2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d118      	bne.n	8001034 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001006:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800100a:	f023 0302 	bic.w	r3, r3, #2
 800100e:	f043 0202 	orr.w	r2, r3, #2
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 fb3a 	bl	8001690 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	f023 0303 	bic.w	r3, r3, #3
 800102a:	f043 0201 	orr.w	r2, r3, #1
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	641a      	str	r2, [r3, #64]	; 0x40
 8001032:	e001      	b.n	8001038 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001040:	7bfb      	ldrb	r3, [r7, #15]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800105e:	2b01      	cmp	r3, #1
 8001060:	d101      	bne.n	8001066 <HAL_ADC_Start_IT+0x1a>
 8001062:	2302      	movs	r3, #2
 8001064:	e0a1      	b.n	80011aa <HAL_ADC_Start_IT+0x15e>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	2b01      	cmp	r3, #1
 800107a:	d018      	beq.n	80010ae <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689a      	ldr	r2, [r3, #8]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f042 0201 	orr.w	r2, r2, #1
 800108a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800108c:	4b4a      	ldr	r3, [pc, #296]	; (80011b8 <HAL_ADC_Start_IT+0x16c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a4a      	ldr	r2, [pc, #296]	; (80011bc <HAL_ADC_Start_IT+0x170>)
 8001092:	fba2 2303 	umull	r2, r3, r2, r3
 8001096:	0c9a      	lsrs	r2, r3, #18
 8001098:	4613      	mov	r3, r2
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	4413      	add	r3, r2
 800109e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010a0:	e002      	b.n	80010a8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f9      	bne.n	80010a2 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d169      	bne.n	8001190 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010c4:	f023 0301 	bic.w	r3, r3, #1
 80010c8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d007      	beq.n	80010ee <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010fa:	d106      	bne.n	800110a <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001100:	f023 0206 	bic.w	r2, r3, #6
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	645a      	str	r2, [r3, #68]	; 0x44
 8001108:	e002      	b.n	8001110 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001118:	4b29      	ldr	r3, [pc, #164]	; (80011c0 <HAL_ADC_Start_IT+0x174>)
 800111a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001124:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6812      	ldr	r2, [r2, #0]
 8001130:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001134:	f043 0320 	orr.w	r3, r3, #32
 8001138:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 031f 	and.w	r3, r3, #31
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10f      	bne.n	8001166 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d129      	bne.n	80011a8 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	689a      	ldr	r2, [r3, #8]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	e020      	b.n	80011a8 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a16      	ldr	r2, [pc, #88]	; (80011c4 <HAL_ADC_Start_IT+0x178>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d11b      	bne.n	80011a8 <HAL_ADC_Start_IT+0x15c>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d114      	bne.n	80011a8 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	689a      	ldr	r2, [r3, #8]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	e00b      	b.n	80011a8 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001194:	f043 0210 	orr.w	r2, r3, #16
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a0:	f043 0201 	orr.w	r2, r3, #1
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	20000000 	.word	0x20000000
 80011bc:	431bde83 	.word	0x431bde83
 80011c0:	40012300 	.word	0x40012300
 80011c4:	40012000 	.word	0x40012000

080011c8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	2300      	movs	r3, #0
 80011d6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	f003 0320 	and.w	r3, r3, #32
 80011f6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d049      	beq.n	8001292 <HAL_ADC_IRQHandler+0xca>
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d046      	beq.n	8001292 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f003 0310 	and.w	r3, r3, #16
 800120c:	2b00      	cmp	r3, #0
 800120e:	d105      	bne.n	800121c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d12b      	bne.n	8001282 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800122e:	2b00      	cmp	r3, #0
 8001230:	d127      	bne.n	8001282 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001238:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800123c:	2b00      	cmp	r3, #0
 800123e:	d006      	beq.n	800124e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800124a:	2b00      	cmp	r3, #0
 800124c:	d119      	bne.n	8001282 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f022 0220 	bic.w	r2, r2, #32
 800125c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d105      	bne.n	8001282 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	f043 0201 	orr.w	r2, r3, #1
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff f97a 	bl	800057c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f06f 0212 	mvn.w	r2, #18
 8001290:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012a0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d057      	beq.n	8001358 <HAL_ADC_IRQHandler+0x190>
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d054      	beq.n	8001358 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b2:	f003 0310 	and.w	r3, r3, #16
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d105      	bne.n	80012c6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d139      	bne.n	8001348 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012da:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d006      	beq.n	80012f0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d12b      	bne.n	8001348 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d124      	bne.n	8001348 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001308:	2b00      	cmp	r3, #0
 800130a:	d11d      	bne.n	8001348 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001310:	2b00      	cmp	r3, #0
 8001312:	d119      	bne.n	8001348 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001322:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001338:	2b00      	cmp	r3, #0
 800133a:	d105      	bne.n	8001348 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001340:	f043 0201 	orr.w	r2, r3, #1
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 fa9d 	bl	8001888 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f06f 020c 	mvn.w	r2, #12
 8001356:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001366:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d017      	beq.n	800139e <HAL_ADC_IRQHandler+0x1d6>
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d014      	beq.n	800139e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	2b01      	cmp	r3, #1
 8001380:	d10d      	bne.n	800139e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 f837 	bl	8001402 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f06f 0201 	mvn.w	r2, #1
 800139c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	f003 0320 	and.w	r3, r3, #32
 80013a4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80013ac:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d015      	beq.n	80013e0 <HAL_ADC_IRQHandler+0x218>
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d012      	beq.n	80013e0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013be:	f043 0202 	orr.w	r2, r3, #2
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f06f 0220 	mvn.w	r2, #32
 80013ce:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 f820 	bl	8001416 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f06f 0220 	mvn.w	r2, #32
 80013de:	601a      	str	r2, [r3, #0]
  }
}
 80013e0:	bf00      	nop
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001436:	2300      	movs	r3, #0
 8001438:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x1c>
 8001444:	2302      	movs	r3, #2
 8001446:	e113      	b.n	8001670 <HAL_ADC_ConfigChannel+0x244>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b09      	cmp	r3, #9
 8001456:	d925      	bls.n	80014a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68d9      	ldr	r1, [r3, #12]
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	b29b      	uxth	r3, r3
 8001464:	461a      	mov	r2, r3
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	3b1e      	subs	r3, #30
 800146e:	2207      	movs	r2, #7
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	43da      	mvns	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	400a      	ands	r2, r1
 800147c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68d9      	ldr	r1, [r3, #12]
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	689a      	ldr	r2, [r3, #8]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	b29b      	uxth	r3, r3
 800148e:	4618      	mov	r0, r3
 8001490:	4603      	mov	r3, r0
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4403      	add	r3, r0
 8001496:	3b1e      	subs	r3, #30
 8001498:	409a      	lsls	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	430a      	orrs	r2, r1
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	e022      	b.n	80014ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6919      	ldr	r1, [r3, #16]
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	2207      	movs	r2, #7
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	43da      	mvns	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	400a      	ands	r2, r1
 80014c6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6919      	ldr	r1, [r3, #16]
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	4603      	mov	r3, r0
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4403      	add	r3, r0
 80014e0:	409a      	lsls	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b06      	cmp	r3, #6
 80014f0:	d824      	bhi.n	800153c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	4613      	mov	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	3b05      	subs	r3, #5
 8001504:	221f      	movs	r2, #31
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	43da      	mvns	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	400a      	ands	r2, r1
 8001512:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	b29b      	uxth	r3, r3
 8001520:	4618      	mov	r0, r3
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	3b05      	subs	r3, #5
 800152e:	fa00 f203 	lsl.w	r2, r0, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	430a      	orrs	r2, r1
 8001538:	635a      	str	r2, [r3, #52]	; 0x34
 800153a:	e04c      	b.n	80015d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	2b0c      	cmp	r3, #12
 8001542:	d824      	bhi.n	800158e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	4613      	mov	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4413      	add	r3, r2
 8001554:	3b23      	subs	r3, #35	; 0x23
 8001556:	221f      	movs	r2, #31
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43da      	mvns	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	400a      	ands	r2, r1
 8001564:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	b29b      	uxth	r3, r3
 8001572:	4618      	mov	r0, r3
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	3b23      	subs	r3, #35	; 0x23
 8001580:	fa00 f203 	lsl.w	r2, r0, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	430a      	orrs	r2, r1
 800158a:	631a      	str	r2, [r3, #48]	; 0x30
 800158c:	e023      	b.n	80015d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	4613      	mov	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	3b41      	subs	r3, #65	; 0x41
 80015a0:	221f      	movs	r2, #31
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43da      	mvns	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	400a      	ands	r2, r1
 80015ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	4618      	mov	r0, r3
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685a      	ldr	r2, [r3, #4]
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	3b41      	subs	r3, #65	; 0x41
 80015ca:	fa00 f203 	lsl.w	r2, r0, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015d6:	4b29      	ldr	r3, [pc, #164]	; (800167c <HAL_ADC_ConfigChannel+0x250>)
 80015d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a28      	ldr	r2, [pc, #160]	; (8001680 <HAL_ADC_ConfigChannel+0x254>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d10f      	bne.n	8001604 <HAL_ADC_ConfigChannel+0x1d8>
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b12      	cmp	r3, #18
 80015ea:	d10b      	bne.n	8001604 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a1d      	ldr	r2, [pc, #116]	; (8001680 <HAL_ADC_ConfigChannel+0x254>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d12b      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x23a>
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a1c      	ldr	r2, [pc, #112]	; (8001684 <HAL_ADC_ConfigChannel+0x258>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d003      	beq.n	8001620 <HAL_ADC_ConfigChannel+0x1f4>
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b11      	cmp	r3, #17
 800161e:	d122      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a11      	ldr	r2, [pc, #68]	; (8001684 <HAL_ADC_ConfigChannel+0x258>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d111      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <HAL_ADC_ConfigChannel+0x25c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a11      	ldr	r2, [pc, #68]	; (800168c <HAL_ADC_ConfigChannel+0x260>)
 8001648:	fba2 2303 	umull	r2, r3, r2, r3
 800164c:	0c9a      	lsrs	r2, r3, #18
 800164e:	4613      	mov	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4413      	add	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001658:	e002      	b.n	8001660 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	3b01      	subs	r3, #1
 800165e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f9      	bne.n	800165a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	40012300 	.word	0x40012300
 8001680:	40012000 	.word	0x40012000
 8001684:	10000012 	.word	0x10000012
 8001688:	20000000 	.word	0x20000000
 800168c:	431bde83 	.word	0x431bde83

08001690 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001698:	4b79      	ldr	r3, [pc, #484]	; (8001880 <ADC_Init+0x1f0>)
 800169a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	431a      	orrs	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	6859      	ldr	r1, [r3, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	021a      	lsls	r2, r3, #8
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80016e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6859      	ldr	r1, [r3, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800170a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6899      	ldr	r1, [r3, #8]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68da      	ldr	r2, [r3, #12]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	430a      	orrs	r2, r1
 800171c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001722:	4a58      	ldr	r2, [pc, #352]	; (8001884 <ADC_Init+0x1f4>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d022      	beq.n	800176e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001736:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6899      	ldr	r1, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	689a      	ldr	r2, [r3, #8]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001758:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	6899      	ldr	r1, [r3, #8]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	e00f      	b.n	800178e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800177c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800178c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f022 0202 	bic.w	r2, r2, #2
 800179c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6899      	ldr	r1, [r3, #8]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	7e1b      	ldrb	r3, [r3, #24]
 80017a8:	005a      	lsls	r2, r3, #1
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	430a      	orrs	r2, r1
 80017b0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d01b      	beq.n	80017f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017ca:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80017da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6859      	ldr	r1, [r3, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e6:	3b01      	subs	r3, #1
 80017e8:	035a      	lsls	r2, r3, #13
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	e007      	b.n	8001804 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001802:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001812:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	3b01      	subs	r3, #1
 8001820:	051a      	lsls	r2, r3, #20
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	430a      	orrs	r2, r1
 8001828:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001838:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6899      	ldr	r1, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001846:	025a      	lsls	r2, r3, #9
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	430a      	orrs	r2, r1
 800184e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	689a      	ldr	r2, [r3, #8]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800185e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6899      	ldr	r1, [r3, #8]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	695b      	ldr	r3, [r3, #20]
 800186a:	029a      	lsls	r2, r3, #10
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	609a      	str	r2, [r3, #8]
}
 8001874:	bf00      	nop
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	40012300 	.word	0x40012300
 8001884:	0f000001 	.word	0x0f000001

08001888 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018ac:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <__NVIC_SetPriorityGrouping+0x44>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018b2:	68ba      	ldr	r2, [r7, #8]
 80018b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018b8:	4013      	ands	r3, r2
 80018ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ce:	4a04      	ldr	r2, [pc, #16]	; (80018e0 <__NVIC_SetPriorityGrouping+0x44>)
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	60d3      	str	r3, [r2, #12]
}
 80018d4:	bf00      	nop
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e8:	4b04      	ldr	r3, [pc, #16]	; (80018fc <__NVIC_GetPriorityGrouping+0x18>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	0a1b      	lsrs	r3, r3, #8
 80018ee:	f003 0307 	and.w	r3, r3, #7
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190e:	2b00      	cmp	r3, #0
 8001910:	db0b      	blt.n	800192a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	f003 021f 	and.w	r2, r3, #31
 8001918:	4907      	ldr	r1, [pc, #28]	; (8001938 <__NVIC_EnableIRQ+0x38>)
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	095b      	lsrs	r3, r3, #5
 8001920:	2001      	movs	r0, #1
 8001922:	fa00 f202 	lsl.w	r2, r0, r2
 8001926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000e100 	.word	0xe000e100

0800193c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	6039      	str	r1, [r7, #0]
 8001946:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	db0a      	blt.n	8001966 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	490c      	ldr	r1, [pc, #48]	; (8001988 <__NVIC_SetPriority+0x4c>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	0112      	lsls	r2, r2, #4
 800195c:	b2d2      	uxtb	r2, r2
 800195e:	440b      	add	r3, r1
 8001960:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001964:	e00a      	b.n	800197c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4908      	ldr	r1, [pc, #32]	; (800198c <__NVIC_SetPriority+0x50>)
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	3b04      	subs	r3, #4
 8001974:	0112      	lsls	r2, r2, #4
 8001976:	b2d2      	uxtb	r2, r2
 8001978:	440b      	add	r3, r1
 800197a:	761a      	strb	r2, [r3, #24]
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000e100 	.word	0xe000e100
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001990:	b480      	push	{r7}
 8001992:	b089      	sub	sp, #36	; 0x24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	f1c3 0307 	rsb	r3, r3, #7
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	bf28      	it	cs
 80019ae:	2304      	movcs	r3, #4
 80019b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3304      	adds	r3, #4
 80019b6:	2b06      	cmp	r3, #6
 80019b8:	d902      	bls.n	80019c0 <NVIC_EncodePriority+0x30>
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	3b03      	subs	r3, #3
 80019be:	e000      	b.n	80019c2 <NVIC_EncodePriority+0x32>
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	f04f 32ff 	mov.w	r2, #4294967295
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43da      	mvns	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	401a      	ands	r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	43d9      	mvns	r1, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	4313      	orrs	r3, r2
         );
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3724      	adds	r7, #36	; 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
	...

080019f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a08:	d301      	bcc.n	8001a0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e00f      	b.n	8001a2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <SysTick_Config+0x40>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a16:	210f      	movs	r1, #15
 8001a18:	f04f 30ff 	mov.w	r0, #4294967295
 8001a1c:	f7ff ff8e 	bl	800193c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <SysTick_Config+0x40>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <SysTick_Config+0x40>)
 8001a28:	2207      	movs	r2, #7
 8001a2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	e000e010 	.word	0xe000e010

08001a3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff ff29 	bl	800189c <__NVIC_SetPriorityGrouping>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	4603      	mov	r3, r0
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
 8001a5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a64:	f7ff ff3e 	bl	80018e4 <__NVIC_GetPriorityGrouping>
 8001a68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	68b9      	ldr	r1, [r7, #8]
 8001a6e:	6978      	ldr	r0, [r7, #20]
 8001a70:	f7ff ff8e 	bl	8001990 <NVIC_EncodePriority>
 8001a74:	4602      	mov	r2, r0
 8001a76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a7a:	4611      	mov	r1, r2
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff ff5d 	bl	800193c <__NVIC_SetPriority>
}
 8001a82:	bf00      	nop
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b082      	sub	sp, #8
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	4603      	mov	r3, r0
 8001a92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff ff31 	bl	8001900 <__NVIC_EnableIRQ>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff ffa2 	bl	80019f8 <SysTick_Config>
 8001ab4:	4603      	mov	r3, r0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b089      	sub	sp, #36	; 0x24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	e159      	b.n	8001d90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001adc:	2201      	movs	r2, #1
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	f040 8148 	bne.w	8001d8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d005      	beq.n	8001b12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d130      	bne.n	8001b74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43db      	mvns	r3, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4013      	ands	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	68da      	ldr	r2, [r3, #12]
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b48:	2201      	movs	r2, #1
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	091b      	lsrs	r3, r3, #4
 8001b5e:	f003 0201 	and.w	r2, r3, #1
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d017      	beq.n	8001bb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d123      	bne.n	8001c04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	220f      	movs	r2, #15
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	08da      	lsrs	r2, r3, #3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3208      	adds	r2, #8
 8001bfe:	69b9      	ldr	r1, [r7, #24]
 8001c00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	2203      	movs	r2, #3
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0203 	and.w	r2, r3, #3
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 80a2 	beq.w	8001d8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b57      	ldr	r3, [pc, #348]	; (8001da8 <HAL_GPIO_Init+0x2e8>)
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4e:	4a56      	ldr	r2, [pc, #344]	; (8001da8 <HAL_GPIO_Init+0x2e8>)
 8001c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c54:	6453      	str	r3, [r2, #68]	; 0x44
 8001c56:	4b54      	ldr	r3, [pc, #336]	; (8001da8 <HAL_GPIO_Init+0x2e8>)
 8001c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c62:	4a52      	ldr	r2, [pc, #328]	; (8001dac <HAL_GPIO_Init+0x2ec>)
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	089b      	lsrs	r3, r3, #2
 8001c68:	3302      	adds	r3, #2
 8001c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	220f      	movs	r2, #15
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a49      	ldr	r2, [pc, #292]	; (8001db0 <HAL_GPIO_Init+0x2f0>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d019      	beq.n	8001cc2 <HAL_GPIO_Init+0x202>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a48      	ldr	r2, [pc, #288]	; (8001db4 <HAL_GPIO_Init+0x2f4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d013      	beq.n	8001cbe <HAL_GPIO_Init+0x1fe>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a47      	ldr	r2, [pc, #284]	; (8001db8 <HAL_GPIO_Init+0x2f8>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d00d      	beq.n	8001cba <HAL_GPIO_Init+0x1fa>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a46      	ldr	r2, [pc, #280]	; (8001dbc <HAL_GPIO_Init+0x2fc>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d007      	beq.n	8001cb6 <HAL_GPIO_Init+0x1f6>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a45      	ldr	r2, [pc, #276]	; (8001dc0 <HAL_GPIO_Init+0x300>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d101      	bne.n	8001cb2 <HAL_GPIO_Init+0x1f2>
 8001cae:	2304      	movs	r3, #4
 8001cb0:	e008      	b.n	8001cc4 <HAL_GPIO_Init+0x204>
 8001cb2:	2307      	movs	r3, #7
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x204>
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e004      	b.n	8001cc4 <HAL_GPIO_Init+0x204>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_Init+0x204>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_GPIO_Init+0x204>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	69fa      	ldr	r2, [r7, #28]
 8001cc6:	f002 0203 	and.w	r2, r2, #3
 8001cca:	0092      	lsls	r2, r2, #2
 8001ccc:	4093      	lsls	r3, r2
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cd4:	4935      	ldr	r1, [pc, #212]	; (8001dac <HAL_GPIO_Init+0x2ec>)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3302      	adds	r3, #2
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ce2:	4b38      	ldr	r3, [pc, #224]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d06:	4a2f      	ldr	r2, [pc, #188]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d0c:	4b2d      	ldr	r3, [pc, #180]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d30:	4a24      	ldr	r2, [pc, #144]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d36:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d5a:	4a1a      	ldr	r2, [pc, #104]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d60:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d84:	4a0f      	ldr	r2, [pc, #60]	; (8001dc4 <HAL_GPIO_Init+0x304>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	61fb      	str	r3, [r7, #28]
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	2b0f      	cmp	r3, #15
 8001d94:	f67f aea2 	bls.w	8001adc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3724      	adds	r7, #36	; 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40013800 	.word	0x40013800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	40020400 	.word	0x40020400
 8001db8:	40020800 	.word	0x40020800
 8001dbc:	40020c00 	.word	0x40020c00
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40013c00 	.word	0x40013c00

08001dc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691a      	ldr	r2, [r3, #16]
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d002      	beq.n	8001de6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001de0:	2301      	movs	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
 8001de4:	e001      	b.n	8001dea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001de6:	2300      	movs	r3, #0
 8001de8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e08:	787b      	ldrb	r3, [r7, #1]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e14:	e003      	b.n	8001e1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e16:	887b      	ldrh	r3, [r7, #2]
 8001e18:	041a      	lsls	r2, r3, #16
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	619a      	str	r2, [r3, #24]
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e267      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d075      	beq.n	8001f36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e4a:	4b88      	ldr	r3, [pc, #544]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d00c      	beq.n	8001e70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e56:	4b85      	ldr	r3, [pc, #532]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d112      	bne.n	8001e88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e62:	4b82      	ldr	r3, [pc, #520]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e6e:	d10b      	bne.n	8001e88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e70:	4b7e      	ldr	r3, [pc, #504]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d05b      	beq.n	8001f34 <HAL_RCC_OscConfig+0x108>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d157      	bne.n	8001f34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e242      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e90:	d106      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x74>
 8001e92:	4b76      	ldr	r3, [pc, #472]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a75      	ldr	r2, [pc, #468]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	e01d      	b.n	8001edc <HAL_RCC_OscConfig+0xb0>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ea8:	d10c      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x98>
 8001eaa:	4b70      	ldr	r3, [pc, #448]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a6f      	ldr	r2, [pc, #444]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001eb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	4b6d      	ldr	r3, [pc, #436]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a6c      	ldr	r2, [pc, #432]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	e00b      	b.n	8001edc <HAL_RCC_OscConfig+0xb0>
 8001ec4:	4b69      	ldr	r3, [pc, #420]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a68      	ldr	r2, [pc, #416]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001eca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	4b66      	ldr	r3, [pc, #408]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a65      	ldr	r2, [pc, #404]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001ed6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d013      	beq.n	8001f0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff f862 	bl	8000fac <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eec:	f7ff f85e 	bl	8000fac <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b64      	cmp	r3, #100	; 0x64
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e207      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efe:	4b5b      	ldr	r3, [pc, #364]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d0f0      	beq.n	8001eec <HAL_RCC_OscConfig+0xc0>
 8001f0a:	e014      	b.n	8001f36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0c:	f7ff f84e 	bl	8000fac <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f14:	f7ff f84a 	bl	8000fac <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b64      	cmp	r3, #100	; 0x64
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e1f3      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f26:	4b51      	ldr	r3, [pc, #324]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0xe8>
 8001f32:	e000      	b.n	8001f36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d063      	beq.n	800200a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f42:	4b4a      	ldr	r3, [pc, #296]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00b      	beq.n	8001f66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f4e:	4b47      	ldr	r3, [pc, #284]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f56:	2b08      	cmp	r3, #8
 8001f58:	d11c      	bne.n	8001f94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f5a:	4b44      	ldr	r3, [pc, #272]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d116      	bne.n	8001f94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f66:	4b41      	ldr	r3, [pc, #260]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d005      	beq.n	8001f7e <HAL_RCC_OscConfig+0x152>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d001      	beq.n	8001f7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e1c7      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7e:	4b3b      	ldr	r3, [pc, #236]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4937      	ldr	r1, [pc, #220]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f92:	e03a      	b.n	800200a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d020      	beq.n	8001fde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f9c:	4b34      	ldr	r3, [pc, #208]	; (8002070 <HAL_RCC_OscConfig+0x244>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa2:	f7ff f803 	bl	8000fac <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa8:	e008      	b.n	8001fbc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001faa:	f7fe ffff 	bl	8000fac <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e1a8      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbc:	4b2b      	ldr	r3, [pc, #172]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f0      	beq.n	8001faa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc8:	4b28      	ldr	r3, [pc, #160]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	4925      	ldr	r1, [pc, #148]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	600b      	str	r3, [r1, #0]
 8001fdc:	e015      	b.n	800200a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fde:	4b24      	ldr	r3, [pc, #144]	; (8002070 <HAL_RCC_OscConfig+0x244>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7fe ffe2 	bl	8000fac <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fec:	f7fe ffde 	bl	8000fac <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e187      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	2b00      	cmp	r3, #0
 8002014:	d036      	beq.n	8002084 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d016      	beq.n	800204c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800201e:	4b15      	ldr	r3, [pc, #84]	; (8002074 <HAL_RCC_OscConfig+0x248>)
 8002020:	2201      	movs	r2, #1
 8002022:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002024:	f7fe ffc2 	bl	8000fac <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800202c:	f7fe ffbe 	bl	8000fac <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e167      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203e:	4b0b      	ldr	r3, [pc, #44]	; (800206c <HAL_RCC_OscConfig+0x240>)
 8002040:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0x200>
 800204a:	e01b      	b.n	8002084 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800204c:	4b09      	ldr	r3, [pc, #36]	; (8002074 <HAL_RCC_OscConfig+0x248>)
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002052:	f7fe ffab 	bl	8000fac <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002058:	e00e      	b.n	8002078 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205a:	f7fe ffa7 	bl	8000fac <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d907      	bls.n	8002078 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e150      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
 800206c:	40023800 	.word	0x40023800
 8002070:	42470000 	.word	0x42470000
 8002074:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002078:	4b88      	ldr	r3, [pc, #544]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800207a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1ea      	bne.n	800205a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 8097 	beq.w	80021c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002096:	4b81      	ldr	r3, [pc, #516]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10f      	bne.n	80020c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	4b7d      	ldr	r3, [pc, #500]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	4a7c      	ldr	r2, [pc, #496]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80020ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b0:	6413      	str	r3, [r2, #64]	; 0x40
 80020b2:	4b7a      	ldr	r3, [pc, #488]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020be:	2301      	movs	r3, #1
 80020c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c2:	4b77      	ldr	r3, [pc, #476]	; (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d118      	bne.n	8002100 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ce:	4b74      	ldr	r3, [pc, #464]	; (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a73      	ldr	r2, [pc, #460]	; (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020da:	f7fe ff67 	bl	8000fac <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e2:	f7fe ff63 	bl	8000fac <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e10c      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	4b6a      	ldr	r3, [pc, #424]	; (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0f0      	beq.n	80020e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d106      	bne.n	8002116 <HAL_RCC_OscConfig+0x2ea>
 8002108:	4b64      	ldr	r3, [pc, #400]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800210a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210c:	4a63      	ldr	r2, [pc, #396]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6713      	str	r3, [r2, #112]	; 0x70
 8002114:	e01c      	b.n	8002150 <HAL_RCC_OscConfig+0x324>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2b05      	cmp	r3, #5
 800211c:	d10c      	bne.n	8002138 <HAL_RCC_OscConfig+0x30c>
 800211e:	4b5f      	ldr	r3, [pc, #380]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002122:	4a5e      	ldr	r2, [pc, #376]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	6713      	str	r3, [r2, #112]	; 0x70
 800212a:	4b5c      	ldr	r3, [pc, #368]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800212c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800212e:	4a5b      	ldr	r2, [pc, #364]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	6713      	str	r3, [r2, #112]	; 0x70
 8002136:	e00b      	b.n	8002150 <HAL_RCC_OscConfig+0x324>
 8002138:	4b58      	ldr	r3, [pc, #352]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800213a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213c:	4a57      	ldr	r2, [pc, #348]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800213e:	f023 0301 	bic.w	r3, r3, #1
 8002142:	6713      	str	r3, [r2, #112]	; 0x70
 8002144:	4b55      	ldr	r3, [pc, #340]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002148:	4a54      	ldr	r2, [pc, #336]	; (800229c <HAL_RCC_OscConfig+0x470>)
 800214a:	f023 0304 	bic.w	r3, r3, #4
 800214e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d015      	beq.n	8002184 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002158:	f7fe ff28 	bl	8000fac <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215e:	e00a      	b.n	8002176 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002160:	f7fe ff24 	bl	8000fac <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	; 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e0cb      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002176:	4b49      	ldr	r3, [pc, #292]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0ee      	beq.n	8002160 <HAL_RCC_OscConfig+0x334>
 8002182:	e014      	b.n	80021ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002184:	f7fe ff12 	bl	8000fac <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218a:	e00a      	b.n	80021a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800218c:	f7fe ff0e 	bl	8000fac <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	f241 3288 	movw	r2, #5000	; 0x1388
 800219a:	4293      	cmp	r3, r2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e0b5      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a2:	4b3e      	ldr	r3, [pc, #248]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80021a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1ee      	bne.n	800218c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021ae:	7dfb      	ldrb	r3, [r7, #23]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d105      	bne.n	80021c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b4:	4b39      	ldr	r3, [pc, #228]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	4a38      	ldr	r2, [pc, #224]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80021ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 80a1 	beq.w	800230c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021ca:	4b34      	ldr	r3, [pc, #208]	; (800229c <HAL_RCC_OscConfig+0x470>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 030c 	and.w	r3, r3, #12
 80021d2:	2b08      	cmp	r3, #8
 80021d4:	d05c      	beq.n	8002290 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d141      	bne.n	8002262 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021de:	4b31      	ldr	r3, [pc, #196]	; (80022a4 <HAL_RCC_OscConfig+0x478>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7fe fee2 	bl	8000fac <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ec:	f7fe fede 	bl	8000fac <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e087      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fe:	4b27      	ldr	r3, [pc, #156]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f0      	bne.n	80021ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69da      	ldr	r2, [r3, #28]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002218:	019b      	lsls	r3, r3, #6
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002220:	085b      	lsrs	r3, r3, #1
 8002222:	3b01      	subs	r3, #1
 8002224:	041b      	lsls	r3, r3, #16
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222c:	061b      	lsls	r3, r3, #24
 800222e:	491b      	ldr	r1, [pc, #108]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002234:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <HAL_RCC_OscConfig+0x478>)
 8002236:	2201      	movs	r2, #1
 8002238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223a:	f7fe feb7 	bl	8000fac <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002242:	f7fe feb3 	bl	8000fac <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e05c      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0f0      	beq.n	8002242 <HAL_RCC_OscConfig+0x416>
 8002260:	e054      	b.n	800230c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <HAL_RCC_OscConfig+0x478>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002268:	f7fe fea0 	bl	8000fac <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002270:	f7fe fe9c 	bl	8000fac <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e045      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_RCC_OscConfig+0x470>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x444>
 800228e:	e03d      	b.n	800230c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d107      	bne.n	80022a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e038      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
 800229c:	40023800 	.word	0x40023800
 80022a0:	40007000 	.word	0x40007000
 80022a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022a8:	4b1b      	ldr	r3, [pc, #108]	; (8002318 <HAL_RCC_OscConfig+0x4ec>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d028      	beq.n	8002308 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d121      	bne.n	8002308 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d11a      	bne.n	8002308 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022d8:	4013      	ands	r3, r2
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d111      	bne.n	8002308 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	085b      	lsrs	r3, r3, #1
 80022f0:	3b01      	subs	r3, #1
 80022f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d107      	bne.n	8002308 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002302:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002304:	429a      	cmp	r2, r3
 8002306:	d001      	beq.n	800230c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40023800 	.word	0x40023800

0800231c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0cc      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b68      	ldr	r3, [pc, #416]	; (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d90c      	bls.n	8002358 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b65      	ldr	r3, [pc, #404]	; (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b63      	ldr	r3, [pc, #396]	; (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0b8      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d020      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002370:	4b59      	ldr	r3, [pc, #356]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4a58      	ldr	r2, [pc, #352]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800237a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0308 	and.w	r3, r3, #8
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002388:	4b53      	ldr	r3, [pc, #332]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4a52      	ldr	r2, [pc, #328]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002392:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002394:	4b50      	ldr	r3, [pc, #320]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	494d      	ldr	r1, [pc, #308]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d044      	beq.n	800243c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ba:	4b47      	ldr	r3, [pc, #284]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d119      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e07f      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d003      	beq.n	80023da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b3f      	ldr	r3, [pc, #252]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e06f      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b3b      	ldr	r3, [pc, #236]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e067      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b37      	ldr	r3, [pc, #220]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4934      	ldr	r1, [pc, #208]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002408:	4313      	orrs	r3, r2
 800240a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7fe fdce 	bl	8000fac <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7fe fdca 	bl	8000fac <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e04f      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b2b      	ldr	r3, [pc, #172]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b25      	ldr	r3, [pc, #148]	; (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d20c      	bcs.n	8002464 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002452:	4b20      	ldr	r3, [pc, #128]	; (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d001      	beq.n	8002464 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e032      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	d008      	beq.n	8002482 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002470:	4b19      	ldr	r3, [pc, #100]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	4916      	ldr	r1, [pc, #88]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800247e:	4313      	orrs	r3, r2
 8002480:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b00      	cmp	r3, #0
 800248c:	d009      	beq.n	80024a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800248e:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	490e      	ldr	r1, [pc, #56]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024a2:	f000 f821 	bl	80024e8 <HAL_RCC_GetSysClockFreq>
 80024a6:	4602      	mov	r2, r0
 80024a8:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	490a      	ldr	r1, [pc, #40]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	5ccb      	ldrb	r3, [r1, r3]
 80024b6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ba:	4a09      	ldr	r2, [pc, #36]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024be:	4b09      	ldr	r3, [pc, #36]	; (80024e4 <HAL_RCC_ClockConfig+0x1c8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fe fd2e 	bl	8000f24 <HAL_InitTick>

  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40023c00 	.word	0x40023c00
 80024d8:	40023800 	.word	0x40023800
 80024dc:	08004c7c 	.word	0x08004c7c
 80024e0:	20000000 	.word	0x20000000
 80024e4:	20000004 	.word	0x20000004

080024e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024ec:	b094      	sub	sp, #80	; 0x50
 80024ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002500:	4b79      	ldr	r3, [pc, #484]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 030c 	and.w	r3, r3, #12
 8002508:	2b08      	cmp	r3, #8
 800250a:	d00d      	beq.n	8002528 <HAL_RCC_GetSysClockFreq+0x40>
 800250c:	2b08      	cmp	r3, #8
 800250e:	f200 80e1 	bhi.w	80026d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002512:	2b00      	cmp	r3, #0
 8002514:	d002      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0x34>
 8002516:	2b04      	cmp	r3, #4
 8002518:	d003      	beq.n	8002522 <HAL_RCC_GetSysClockFreq+0x3a>
 800251a:	e0db      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800251c:	4b73      	ldr	r3, [pc, #460]	; (80026ec <HAL_RCC_GetSysClockFreq+0x204>)
 800251e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002520:	e0db      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002522:	4b73      	ldr	r3, [pc, #460]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002524:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002526:	e0d8      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002528:	4b6f      	ldr	r3, [pc, #444]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002530:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002532:	4b6d      	ldr	r3, [pc, #436]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d063      	beq.n	8002606 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800253e:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	099b      	lsrs	r3, r3, #6
 8002544:	2200      	movs	r2, #0
 8002546:	63bb      	str	r3, [r7, #56]	; 0x38
 8002548:	63fa      	str	r2, [r7, #60]	; 0x3c
 800254a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800254c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002550:	633b      	str	r3, [r7, #48]	; 0x30
 8002552:	2300      	movs	r3, #0
 8002554:	637b      	str	r3, [r7, #52]	; 0x34
 8002556:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800255a:	4622      	mov	r2, r4
 800255c:	462b      	mov	r3, r5
 800255e:	f04f 0000 	mov.w	r0, #0
 8002562:	f04f 0100 	mov.w	r1, #0
 8002566:	0159      	lsls	r1, r3, #5
 8002568:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800256c:	0150      	lsls	r0, r2, #5
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4621      	mov	r1, r4
 8002574:	1a51      	subs	r1, r2, r1
 8002576:	6139      	str	r1, [r7, #16]
 8002578:	4629      	mov	r1, r5
 800257a:	eb63 0301 	sbc.w	r3, r3, r1
 800257e:	617b      	str	r3, [r7, #20]
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800258c:	4659      	mov	r1, fp
 800258e:	018b      	lsls	r3, r1, #6
 8002590:	4651      	mov	r1, sl
 8002592:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002596:	4651      	mov	r1, sl
 8002598:	018a      	lsls	r2, r1, #6
 800259a:	4651      	mov	r1, sl
 800259c:	ebb2 0801 	subs.w	r8, r2, r1
 80025a0:	4659      	mov	r1, fp
 80025a2:	eb63 0901 	sbc.w	r9, r3, r1
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025ba:	4690      	mov	r8, r2
 80025bc:	4699      	mov	r9, r3
 80025be:	4623      	mov	r3, r4
 80025c0:	eb18 0303 	adds.w	r3, r8, r3
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	462b      	mov	r3, r5
 80025c8:	eb49 0303 	adc.w	r3, r9, r3
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	f04f 0200 	mov.w	r2, #0
 80025d2:	f04f 0300 	mov.w	r3, #0
 80025d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025da:	4629      	mov	r1, r5
 80025dc:	024b      	lsls	r3, r1, #9
 80025de:	4621      	mov	r1, r4
 80025e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025e4:	4621      	mov	r1, r4
 80025e6:	024a      	lsls	r2, r1, #9
 80025e8:	4610      	mov	r0, r2
 80025ea:	4619      	mov	r1, r3
 80025ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ee:	2200      	movs	r2, #0
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80025f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80025f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025f8:	f7fd fe42 	bl	8000280 <__aeabi_uldivmod>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4613      	mov	r3, r2
 8002602:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002604:	e058      	b.n	80026b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002606:	4b38      	ldr	r3, [pc, #224]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	099b      	lsrs	r3, r3, #6
 800260c:	2200      	movs	r2, #0
 800260e:	4618      	mov	r0, r3
 8002610:	4611      	mov	r1, r2
 8002612:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002616:	623b      	str	r3, [r7, #32]
 8002618:	2300      	movs	r3, #0
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
 800261c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002620:	4642      	mov	r2, r8
 8002622:	464b      	mov	r3, r9
 8002624:	f04f 0000 	mov.w	r0, #0
 8002628:	f04f 0100 	mov.w	r1, #0
 800262c:	0159      	lsls	r1, r3, #5
 800262e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002632:	0150      	lsls	r0, r2, #5
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4641      	mov	r1, r8
 800263a:	ebb2 0a01 	subs.w	sl, r2, r1
 800263e:	4649      	mov	r1, r9
 8002640:	eb63 0b01 	sbc.w	fp, r3, r1
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002650:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002654:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002658:	ebb2 040a 	subs.w	r4, r2, sl
 800265c:	eb63 050b 	sbc.w	r5, r3, fp
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	f04f 0300 	mov.w	r3, #0
 8002668:	00eb      	lsls	r3, r5, #3
 800266a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800266e:	00e2      	lsls	r2, r4, #3
 8002670:	4614      	mov	r4, r2
 8002672:	461d      	mov	r5, r3
 8002674:	4643      	mov	r3, r8
 8002676:	18e3      	adds	r3, r4, r3
 8002678:	603b      	str	r3, [r7, #0]
 800267a:	464b      	mov	r3, r9
 800267c:	eb45 0303 	adc.w	r3, r5, r3
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	f04f 0200 	mov.w	r2, #0
 8002686:	f04f 0300 	mov.w	r3, #0
 800268a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800268e:	4629      	mov	r1, r5
 8002690:	028b      	lsls	r3, r1, #10
 8002692:	4621      	mov	r1, r4
 8002694:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002698:	4621      	mov	r1, r4
 800269a:	028a      	lsls	r2, r1, #10
 800269c:	4610      	mov	r0, r2
 800269e:	4619      	mov	r1, r3
 80026a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026a2:	2200      	movs	r2, #0
 80026a4:	61bb      	str	r3, [r7, #24]
 80026a6:	61fa      	str	r2, [r7, #28]
 80026a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026ac:	f7fd fde8 	bl	8000280 <__aeabi_uldivmod>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4613      	mov	r3, r2
 80026b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026b8:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	0c1b      	lsrs	r3, r3, #16
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	3301      	adds	r3, #1
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80026c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026d2:	e002      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026d4:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_RCC_GetSysClockFreq+0x204>)
 80026d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3750      	adds	r7, #80	; 0x50
 80026e0:	46bd      	mov	sp, r7
 80026e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800
 80026ec:	00f42400 	.word	0x00f42400
 80026f0:	007a1200 	.word	0x007a1200

080026f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026f8:	4b03      	ldr	r3, [pc, #12]	; (8002708 <HAL_RCC_GetHCLKFreq+0x14>)
 80026fa:	681b      	ldr	r3, [r3, #0]
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	20000000 	.word	0x20000000

0800270c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002710:	f7ff fff0 	bl	80026f4 <HAL_RCC_GetHCLKFreq>
 8002714:	4602      	mov	r2, r0
 8002716:	4b05      	ldr	r3, [pc, #20]	; (800272c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	0a9b      	lsrs	r3, r3, #10
 800271c:	f003 0307 	and.w	r3, r3, #7
 8002720:	4903      	ldr	r1, [pc, #12]	; (8002730 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002722:	5ccb      	ldrb	r3, [r1, r3]
 8002724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002728:	4618      	mov	r0, r3
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40023800 	.word	0x40023800
 8002730:	08004c8c 	.word	0x08004c8c

08002734 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002738:	f7ff ffdc 	bl	80026f4 <HAL_RCC_GetHCLKFreq>
 800273c:	4602      	mov	r2, r0
 800273e:	4b05      	ldr	r3, [pc, #20]	; (8002754 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	0b5b      	lsrs	r3, r3, #13
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	4903      	ldr	r1, [pc, #12]	; (8002758 <HAL_RCC_GetPCLK2Freq+0x24>)
 800274a:	5ccb      	ldrb	r3, [r1, r3]
 800274c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002750:	4618      	mov	r0, r3
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40023800 	.word	0x40023800
 8002758:	08004c8c 	.word	0x08004c8c

0800275c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e041      	b.n	80027f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d106      	bne.n	8002788 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7fe fa1e 	bl	8000bc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3304      	adds	r3, #4
 8002798:	4619      	mov	r1, r3
 800279a:	4610      	mov	r0, r2
 800279c:	f000 fa70 	bl	8002c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b01      	cmp	r3, #1
 800280e:	d001      	beq.n	8002814 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e044      	b.n	800289e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a1e      	ldr	r2, [pc, #120]	; (80028ac <HAL_TIM_Base_Start_IT+0xb0>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d018      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x6c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800283e:	d013      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x6c>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1a      	ldr	r2, [pc, #104]	; (80028b0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00e      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x6c>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a19      	ldr	r2, [pc, #100]	; (80028b4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d009      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x6c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a17      	ldr	r2, [pc, #92]	; (80028b8 <HAL_TIM_Base_Start_IT+0xbc>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d004      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x6c>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a16      	ldr	r2, [pc, #88]	; (80028bc <HAL_TIM_Base_Start_IT+0xc0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d111      	bne.n	800288c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b06      	cmp	r3, #6
 8002878:	d010      	beq.n	800289c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0201 	orr.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800288a:	e007      	b.n	800289c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0201 	orr.w	r2, r2, #1
 800289a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40010000 	.word	0x40010000
 80028b0:	40000400 	.word	0x40000400
 80028b4:	40000800 	.word	0x40000800
 80028b8:	40000c00 	.word	0x40000c00
 80028bc:	40014000 	.word	0x40014000

080028c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d020      	beq.n	8002924 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d01b      	beq.n	8002924 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f06f 0202 	mvn.w	r2, #2
 80028f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f999 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 8002910:	e005      	b.n	800291e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f98b 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 f99c 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	f003 0304 	and.w	r3, r3, #4
 800292a:	2b00      	cmp	r3, #0
 800292c:	d020      	beq.n	8002970 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b00      	cmp	r3, #0
 8002936:	d01b      	beq.n	8002970 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f06f 0204 	mvn.w	r2, #4
 8002940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2202      	movs	r2, #2
 8002946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f973 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 800295c:	e005      	b.n	800296a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f965 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f000 f976 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0308 	and.w	r3, r3, #8
 8002976:	2b00      	cmp	r3, #0
 8002978:	d020      	beq.n	80029bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f003 0308 	and.w	r3, r3, #8
 8002980:	2b00      	cmp	r3, #0
 8002982:	d01b      	beq.n	80029bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f06f 0208 	mvn.w	r2, #8
 800298c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2204      	movs	r2, #4
 8002992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f94d 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 80029a8:	e005      	b.n	80029b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f93f 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f950 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d020      	beq.n	8002a08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f003 0310 	and.w	r3, r3, #16
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d01b      	beq.n	8002a08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f06f 0210 	mvn.w	r2, #16
 80029d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2208      	movs	r2, #8
 80029de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f927 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 80029f4:	e005      	b.n	8002a02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f919 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f92a 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00c      	beq.n	8002a2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d007      	beq.n	8002a2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f06f 0201 	mvn.w	r2, #1
 8002a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f7fd fdd4 	bl	80005d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00c      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d007      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 fab6 	bl	8002fbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00c      	beq.n	8002a74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d007      	beq.n	8002a74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f8fb 	bl	8002c6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	f003 0320 	and.w	r3, r3, #32
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00c      	beq.n	8002a98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f003 0320 	and.w	r3, r3, #32
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d007      	beq.n	8002a98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f06f 0220 	mvn.w	r2, #32
 8002a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 fa88 	bl	8002fa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a98:	bf00      	nop
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d101      	bne.n	8002abc <HAL_TIM_ConfigClockSource+0x1c>
 8002ab8:	2302      	movs	r3, #2
 8002aba:	e0b4      	b.n	8002c26 <HAL_TIM_ConfigClockSource+0x186>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ada:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ae2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68ba      	ldr	r2, [r7, #8]
 8002aea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002af4:	d03e      	beq.n	8002b74 <HAL_TIM_ConfigClockSource+0xd4>
 8002af6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002afa:	f200 8087 	bhi.w	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002afe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b02:	f000 8086 	beq.w	8002c12 <HAL_TIM_ConfigClockSource+0x172>
 8002b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b0a:	d87f      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b0c:	2b70      	cmp	r3, #112	; 0x70
 8002b0e:	d01a      	beq.n	8002b46 <HAL_TIM_ConfigClockSource+0xa6>
 8002b10:	2b70      	cmp	r3, #112	; 0x70
 8002b12:	d87b      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b14:	2b60      	cmp	r3, #96	; 0x60
 8002b16:	d050      	beq.n	8002bba <HAL_TIM_ConfigClockSource+0x11a>
 8002b18:	2b60      	cmp	r3, #96	; 0x60
 8002b1a:	d877      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b1c:	2b50      	cmp	r3, #80	; 0x50
 8002b1e:	d03c      	beq.n	8002b9a <HAL_TIM_ConfigClockSource+0xfa>
 8002b20:	2b50      	cmp	r3, #80	; 0x50
 8002b22:	d873      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b24:	2b40      	cmp	r3, #64	; 0x40
 8002b26:	d058      	beq.n	8002bda <HAL_TIM_ConfigClockSource+0x13a>
 8002b28:	2b40      	cmp	r3, #64	; 0x40
 8002b2a:	d86f      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b2c:	2b30      	cmp	r3, #48	; 0x30
 8002b2e:	d064      	beq.n	8002bfa <HAL_TIM_ConfigClockSource+0x15a>
 8002b30:	2b30      	cmp	r3, #48	; 0x30
 8002b32:	d86b      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b34:	2b20      	cmp	r3, #32
 8002b36:	d060      	beq.n	8002bfa <HAL_TIM_ConfigClockSource+0x15a>
 8002b38:	2b20      	cmp	r3, #32
 8002b3a:	d867      	bhi.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d05c      	beq.n	8002bfa <HAL_TIM_ConfigClockSource+0x15a>
 8002b40:	2b10      	cmp	r3, #16
 8002b42:	d05a      	beq.n	8002bfa <HAL_TIM_ConfigClockSource+0x15a>
 8002b44:	e062      	b.n	8002c0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b56:	f000 f999 	bl	8002e8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	609a      	str	r2, [r3, #8]
      break;
 8002b72:	e04f      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b84:	f000 f982 	bl	8002e8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b96:	609a      	str	r2, [r3, #8]
      break;
 8002b98:	e03c      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	f000 f8f6 	bl	8002d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2150      	movs	r1, #80	; 0x50
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f94f 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002bb8:	e02c      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	f000 f915 	bl	8002df6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2160      	movs	r1, #96	; 0x60
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 f93f 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002bd8:	e01c      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002be6:	461a      	mov	r2, r3
 8002be8:	f000 f8d6 	bl	8002d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2140      	movs	r1, #64	; 0x40
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 f92f 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002bf8:	e00c      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4619      	mov	r1, r3
 8002c04:	4610      	mov	r0, r2
 8002c06:	f000 f926 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002c0a:	e003      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c10:	e000      	b.n	8002c14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a3a      	ldr	r2, [pc, #232]	; (8002d7c <TIM_Base_SetConfig+0xfc>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d00f      	beq.n	8002cb8 <TIM_Base_SetConfig+0x38>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c9e:	d00b      	beq.n	8002cb8 <TIM_Base_SetConfig+0x38>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a37      	ldr	r2, [pc, #220]	; (8002d80 <TIM_Base_SetConfig+0x100>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d007      	beq.n	8002cb8 <TIM_Base_SetConfig+0x38>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a36      	ldr	r2, [pc, #216]	; (8002d84 <TIM_Base_SetConfig+0x104>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d003      	beq.n	8002cb8 <TIM_Base_SetConfig+0x38>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a35      	ldr	r2, [pc, #212]	; (8002d88 <TIM_Base_SetConfig+0x108>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d108      	bne.n	8002cca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a2b      	ldr	r2, [pc, #172]	; (8002d7c <TIM_Base_SetConfig+0xfc>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d01b      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd8:	d017      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a28      	ldr	r2, [pc, #160]	; (8002d80 <TIM_Base_SetConfig+0x100>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d013      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a27      	ldr	r2, [pc, #156]	; (8002d84 <TIM_Base_SetConfig+0x104>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d00f      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a26      	ldr	r2, [pc, #152]	; (8002d88 <TIM_Base_SetConfig+0x108>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d00b      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a25      	ldr	r2, [pc, #148]	; (8002d8c <TIM_Base_SetConfig+0x10c>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d007      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a24      	ldr	r2, [pc, #144]	; (8002d90 <TIM_Base_SetConfig+0x110>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d003      	beq.n	8002d0a <TIM_Base_SetConfig+0x8a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a23      	ldr	r2, [pc, #140]	; (8002d94 <TIM_Base_SetConfig+0x114>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d108      	bne.n	8002d1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <TIM_Base_SetConfig+0xfc>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d103      	bne.n	8002d50 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	691a      	ldr	r2, [r3, #16]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d105      	bne.n	8002d6e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f023 0201 	bic.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	611a      	str	r2, [r3, #16]
  }
}
 8002d6e:	bf00      	nop
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	40010000 	.word	0x40010000
 8002d80:	40000400 	.word	0x40000400
 8002d84:	40000800 	.word	0x40000800
 8002d88:	40000c00 	.word	0x40000c00
 8002d8c:	40014000 	.word	0x40014000
 8002d90:	40014400 	.word	0x40014400
 8002d94:	40014800 	.word	0x40014800

08002d98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b087      	sub	sp, #28
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	f023 0201 	bic.w	r2, r3, #1
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f023 030a 	bic.w	r3, r3, #10
 8002dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	621a      	str	r2, [r3, #32]
}
 8002dea:	bf00      	nop
 8002dec:	371c      	adds	r7, #28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b087      	sub	sp, #28
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	60f8      	str	r0, [r7, #12]
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	f023 0210 	bic.w	r2, r3, #16
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	031b      	lsls	r3, r3, #12
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	621a      	str	r2, [r3, #32]
}
 8002e4a:	bf00      	nop
 8002e4c:	371c      	adds	r7, #28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr

08002e56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b085      	sub	sp, #20
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
 8002e5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f043 0307 	orr.w	r3, r3, #7
 8002e78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	609a      	str	r2, [r3, #8]
}
 8002e80:	bf00      	nop
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b087      	sub	sp, #28
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
 8002e98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ea6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	021a      	lsls	r2, r3, #8
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	609a      	str	r2, [r3, #8]
}
 8002ec0:	bf00      	nop
 8002ec2:	371c      	adds	r7, #28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	e050      	b.n	8002f86 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d018      	beq.n	8002f5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f30:	d013      	beq.n	8002f5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a18      	ldr	r2, [pc, #96]	; (8002f98 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d00e      	beq.n	8002f5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a16      	ldr	r2, [pc, #88]	; (8002f9c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d009      	beq.n	8002f5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a15      	ldr	r2, [pc, #84]	; (8002fa0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d004      	beq.n	8002f5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a13      	ldr	r2, [pc, #76]	; (8002fa4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d10c      	bne.n	8002f74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	68ba      	ldr	r2, [r7, #8]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40010000 	.word	0x40010000
 8002f98:	40000400 	.word	0x40000400
 8002f9c:	40000800 	.word	0x40000800
 8002fa0:	40000c00 	.word	0x40000c00
 8002fa4:	40014000 	.word	0x40014000

08002fa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e042      	b.n	8003068 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d106      	bne.n	8002ffc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7fd fe0c 	bl	8000c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2224      	movs	r2, #36	; 0x24
 8003000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003012:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 fa09 	bl	800342c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003028:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695a      	ldr	r2, [r3, #20]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003038:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68da      	ldr	r2, [r3, #12]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003048:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08a      	sub	sp, #40	; 0x28
 8003074:	af02      	add	r7, sp, #8
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	603b      	str	r3, [r7, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b20      	cmp	r3, #32
 800308e:	d175      	bne.n	800317c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_UART_Transmit+0x2c>
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e06e      	b.n	800317e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2221      	movs	r2, #33	; 0x21
 80030aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ae:	f7fd ff7d 	bl	8000fac <HAL_GetTick>
 80030b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	88fa      	ldrh	r2, [r7, #6]
 80030b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	88fa      	ldrh	r2, [r7, #6]
 80030be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c8:	d108      	bne.n	80030dc <HAL_UART_Transmit+0x6c>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d104      	bne.n	80030dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	61bb      	str	r3, [r7, #24]
 80030da:	e003      	b.n	80030e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030e4:	e02e      	b.n	8003144 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2200      	movs	r2, #0
 80030ee:	2180      	movs	r1, #128	; 0x80
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f000 f8df 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e03a      	b.n	800317e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10b      	bne.n	8003126 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800311c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	3302      	adds	r3, #2
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	e007      	b.n	8003136 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	781a      	ldrb	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	3301      	adds	r3, #1
 8003134:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1cb      	bne.n	80030e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2200      	movs	r2, #0
 8003156:	2140      	movs	r1, #64	; 0x40
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 f8ab 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e006      	b.n	800317e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003178:	2300      	movs	r3, #0
 800317a:	e000      	b.n	800317e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800317c:	2302      	movs	r3, #2
  }
}
 800317e:	4618      	mov	r0, r3
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b08a      	sub	sp, #40	; 0x28
 800318a:	af02      	add	r7, sp, #8
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	603b      	str	r3, [r7, #0]
 8003192:	4613      	mov	r3, r2
 8003194:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b20      	cmp	r3, #32
 80031a4:	f040 8081 	bne.w	80032aa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d002      	beq.n	80031b4 <HAL_UART_Receive+0x2e>
 80031ae:	88fb      	ldrh	r3, [r7, #6]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e079      	b.n	80032ac <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2222      	movs	r2, #34	; 0x22
 80031c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031cc:	f7fd feee 	bl	8000fac <HAL_GetTick>
 80031d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	88fa      	ldrh	r2, [r7, #6]
 80031dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e6:	d108      	bne.n	80031fa <HAL_UART_Receive+0x74>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d104      	bne.n	80031fa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	61bb      	str	r3, [r7, #24]
 80031f8:	e003      	b.n	8003202 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003202:	e047      	b.n	8003294 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	2200      	movs	r2, #0
 800320c:	2120      	movs	r1, #32
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f850 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e042      	b.n	80032ac <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10c      	bne.n	8003246 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	b29b      	uxth	r3, r3
 8003234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003238:	b29a      	uxth	r2, r3
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	3302      	adds	r3, #2
 8003242:	61bb      	str	r3, [r7, #24]
 8003244:	e01f      	b.n	8003286 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800324e:	d007      	beq.n	8003260 <HAL_UART_Receive+0xda>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10a      	bne.n	800326e <HAL_UART_Receive+0xe8>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d106      	bne.n	800326e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	b2da      	uxtb	r2, r3
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e008      	b.n	8003280 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800327a:	b2da      	uxtb	r2, r3
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	3301      	adds	r3, #1
 8003284:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800328a:	b29b      	uxth	r3, r3
 800328c:	3b01      	subs	r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1b2      	bne.n	8003204 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2220      	movs	r2, #32
 80032a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3720      	adds	r7, #32
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	603b      	str	r3, [r7, #0]
 80032c0:	4613      	mov	r3, r2
 80032c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032c4:	e03b      	b.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032cc:	d037      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ce:	f7fd fe6d 	bl	8000fac <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	6a3a      	ldr	r2, [r7, #32]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d302      	bcc.n	80032e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e03a      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d023      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b80      	cmp	r3, #128	; 0x80
 80032fa:	d020      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b40      	cmp	r3, #64	; 0x40
 8003300:	d01d      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0308 	and.w	r3, r3, #8
 800330c:	2b08      	cmp	r3, #8
 800330e:	d116      	bne.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003310:	2300      	movs	r3, #0
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f81d 	bl	8003366 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2208      	movs	r2, #8
 8003330:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e00f      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4013      	ands	r3, r2
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	429a      	cmp	r2, r3
 800334c:	bf0c      	ite	eq
 800334e:	2301      	moveq	r3, #1
 8003350:	2300      	movne	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	429a      	cmp	r2, r3
 800335a:	d0b4      	beq.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003366:	b480      	push	{r7}
 8003368:	b095      	sub	sp, #84	; 0x54
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800337e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003380:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003384:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	330c      	adds	r3, #12
 800338c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800338e:	643a      	str	r2, [r7, #64]	; 0x40
 8003390:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003394:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003396:	e841 2300 	strex	r3, r2, [r1]
 800339a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800339c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e5      	bne.n	800336e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	3314      	adds	r3, #20
 80033a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	e853 3f00 	ldrex	r3, [r3]
 80033b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	3314      	adds	r3, #20
 80033c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033ca:	e841 2300 	strex	r3, r2, [r1]
 80033ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1e5      	bne.n	80033a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d119      	bne.n	8003412 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	330c      	adds	r3, #12
 80033e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	f023 0310 	bic.w	r3, r3, #16
 80033f4:	647b      	str	r3, [r7, #68]	; 0x44
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	330c      	adds	r3, #12
 80033fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033fe:	61ba      	str	r2, [r7, #24]
 8003400:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	6979      	ldr	r1, [r7, #20]
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	613b      	str	r3, [r7, #16]
   return(result);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e5      	bne.n	80033de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003420:	bf00      	nop
 8003422:	3754      	adds	r7, #84	; 0x54
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800342c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003430:	b0c0      	sub	sp, #256	; 0x100
 8003432:	af00      	add	r7, sp, #0
 8003434:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003448:	68d9      	ldr	r1, [r3, #12]
 800344a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	ea40 0301 	orr.w	r3, r0, r1
 8003454:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	431a      	orrs	r2, r3
 8003464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	431a      	orrs	r2, r3
 800346c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003484:	f021 010c 	bic.w	r1, r1, #12
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003492:	430b      	orrs	r3, r1
 8003494:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80034a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a6:	6999      	ldr	r1, [r3, #24]
 80034a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	ea40 0301 	orr.w	r3, r0, r1
 80034b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	4b8f      	ldr	r3, [pc, #572]	; (80036f8 <UART_SetConfig+0x2cc>)
 80034bc:	429a      	cmp	r2, r3
 80034be:	d005      	beq.n	80034cc <UART_SetConfig+0xa0>
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4b8d      	ldr	r3, [pc, #564]	; (80036fc <UART_SetConfig+0x2d0>)
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d104      	bne.n	80034d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034cc:	f7ff f932 	bl	8002734 <HAL_RCC_GetPCLK2Freq>
 80034d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80034d4:	e003      	b.n	80034de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034d6:	f7ff f919 	bl	800270c <HAL_RCC_GetPCLK1Freq>
 80034da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034e8:	f040 810c 	bne.w	8003704 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034f0:	2200      	movs	r2, #0
 80034f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80034f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80034fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80034fe:	4622      	mov	r2, r4
 8003500:	462b      	mov	r3, r5
 8003502:	1891      	adds	r1, r2, r2
 8003504:	65b9      	str	r1, [r7, #88]	; 0x58
 8003506:	415b      	adcs	r3, r3
 8003508:	65fb      	str	r3, [r7, #92]	; 0x5c
 800350a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800350e:	4621      	mov	r1, r4
 8003510:	eb12 0801 	adds.w	r8, r2, r1
 8003514:	4629      	mov	r1, r5
 8003516:	eb43 0901 	adc.w	r9, r3, r1
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003526:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800352a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800352e:	4690      	mov	r8, r2
 8003530:	4699      	mov	r9, r3
 8003532:	4623      	mov	r3, r4
 8003534:	eb18 0303 	adds.w	r3, r8, r3
 8003538:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800353c:	462b      	mov	r3, r5
 800353e:	eb49 0303 	adc.w	r3, r9, r3
 8003542:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003552:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003556:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800355a:	460b      	mov	r3, r1
 800355c:	18db      	adds	r3, r3, r3
 800355e:	653b      	str	r3, [r7, #80]	; 0x50
 8003560:	4613      	mov	r3, r2
 8003562:	eb42 0303 	adc.w	r3, r2, r3
 8003566:	657b      	str	r3, [r7, #84]	; 0x54
 8003568:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800356c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003570:	f7fc fe86 	bl	8000280 <__aeabi_uldivmod>
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4b61      	ldr	r3, [pc, #388]	; (8003700 <UART_SetConfig+0x2d4>)
 800357a:	fba3 2302 	umull	r2, r3, r3, r2
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	011c      	lsls	r4, r3, #4
 8003582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003586:	2200      	movs	r2, #0
 8003588:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800358c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003590:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003594:	4642      	mov	r2, r8
 8003596:	464b      	mov	r3, r9
 8003598:	1891      	adds	r1, r2, r2
 800359a:	64b9      	str	r1, [r7, #72]	; 0x48
 800359c:	415b      	adcs	r3, r3
 800359e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80035a4:	4641      	mov	r1, r8
 80035a6:	eb12 0a01 	adds.w	sl, r2, r1
 80035aa:	4649      	mov	r1, r9
 80035ac:	eb43 0b01 	adc.w	fp, r3, r1
 80035b0:	f04f 0200 	mov.w	r2, #0
 80035b4:	f04f 0300 	mov.w	r3, #0
 80035b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035c4:	4692      	mov	sl, r2
 80035c6:	469b      	mov	fp, r3
 80035c8:	4643      	mov	r3, r8
 80035ca:	eb1a 0303 	adds.w	r3, sl, r3
 80035ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80035d2:	464b      	mov	r3, r9
 80035d4:	eb4b 0303 	adc.w	r3, fp, r3
 80035d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80035dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80035ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80035f0:	460b      	mov	r3, r1
 80035f2:	18db      	adds	r3, r3, r3
 80035f4:	643b      	str	r3, [r7, #64]	; 0x40
 80035f6:	4613      	mov	r3, r2
 80035f8:	eb42 0303 	adc.w	r3, r2, r3
 80035fc:	647b      	str	r3, [r7, #68]	; 0x44
 80035fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003602:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003606:	f7fc fe3b 	bl	8000280 <__aeabi_uldivmod>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4611      	mov	r1, r2
 8003610:	4b3b      	ldr	r3, [pc, #236]	; (8003700 <UART_SetConfig+0x2d4>)
 8003612:	fba3 2301 	umull	r2, r3, r3, r1
 8003616:	095b      	lsrs	r3, r3, #5
 8003618:	2264      	movs	r2, #100	; 0x64
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	1acb      	subs	r3, r1, r3
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003626:	4b36      	ldr	r3, [pc, #216]	; (8003700 <UART_SetConfig+0x2d4>)
 8003628:	fba3 2302 	umull	r2, r3, r3, r2
 800362c:	095b      	lsrs	r3, r3, #5
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003634:	441c      	add	r4, r3
 8003636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800363a:	2200      	movs	r2, #0
 800363c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003640:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003644:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003648:	4642      	mov	r2, r8
 800364a:	464b      	mov	r3, r9
 800364c:	1891      	adds	r1, r2, r2
 800364e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003650:	415b      	adcs	r3, r3
 8003652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003654:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003658:	4641      	mov	r1, r8
 800365a:	1851      	adds	r1, r2, r1
 800365c:	6339      	str	r1, [r7, #48]	; 0x30
 800365e:	4649      	mov	r1, r9
 8003660:	414b      	adcs	r3, r1
 8003662:	637b      	str	r3, [r7, #52]	; 0x34
 8003664:	f04f 0200 	mov.w	r2, #0
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003670:	4659      	mov	r1, fp
 8003672:	00cb      	lsls	r3, r1, #3
 8003674:	4651      	mov	r1, sl
 8003676:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800367a:	4651      	mov	r1, sl
 800367c:	00ca      	lsls	r2, r1, #3
 800367e:	4610      	mov	r0, r2
 8003680:	4619      	mov	r1, r3
 8003682:	4603      	mov	r3, r0
 8003684:	4642      	mov	r2, r8
 8003686:	189b      	adds	r3, r3, r2
 8003688:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800368c:	464b      	mov	r3, r9
 800368e:	460a      	mov	r2, r1
 8003690:	eb42 0303 	adc.w	r3, r2, r3
 8003694:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80036a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80036a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80036ac:	460b      	mov	r3, r1
 80036ae:	18db      	adds	r3, r3, r3
 80036b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80036b2:	4613      	mov	r3, r2
 80036b4:	eb42 0303 	adc.w	r3, r2, r3
 80036b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80036c2:	f7fc fddd 	bl	8000280 <__aeabi_uldivmod>
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4b0d      	ldr	r3, [pc, #52]	; (8003700 <UART_SetConfig+0x2d4>)
 80036cc:	fba3 1302 	umull	r1, r3, r3, r2
 80036d0:	095b      	lsrs	r3, r3, #5
 80036d2:	2164      	movs	r1, #100	; 0x64
 80036d4:	fb01 f303 	mul.w	r3, r1, r3
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	3332      	adds	r3, #50	; 0x32
 80036de:	4a08      	ldr	r2, [pc, #32]	; (8003700 <UART_SetConfig+0x2d4>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	f003 0207 	and.w	r2, r3, #7
 80036ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4422      	add	r2, r4
 80036f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036f4:	e106      	b.n	8003904 <UART_SetConfig+0x4d8>
 80036f6:	bf00      	nop
 80036f8:	40011000 	.word	0x40011000
 80036fc:	40011400 	.word	0x40011400
 8003700:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003708:	2200      	movs	r2, #0
 800370a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800370e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003712:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003716:	4642      	mov	r2, r8
 8003718:	464b      	mov	r3, r9
 800371a:	1891      	adds	r1, r2, r2
 800371c:	6239      	str	r1, [r7, #32]
 800371e:	415b      	adcs	r3, r3
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
 8003722:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003726:	4641      	mov	r1, r8
 8003728:	1854      	adds	r4, r2, r1
 800372a:	4649      	mov	r1, r9
 800372c:	eb43 0501 	adc.w	r5, r3, r1
 8003730:	f04f 0200 	mov.w	r2, #0
 8003734:	f04f 0300 	mov.w	r3, #0
 8003738:	00eb      	lsls	r3, r5, #3
 800373a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800373e:	00e2      	lsls	r2, r4, #3
 8003740:	4614      	mov	r4, r2
 8003742:	461d      	mov	r5, r3
 8003744:	4643      	mov	r3, r8
 8003746:	18e3      	adds	r3, r4, r3
 8003748:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800374c:	464b      	mov	r3, r9
 800374e:	eb45 0303 	adc.w	r3, r5, r3
 8003752:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003762:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003772:	4629      	mov	r1, r5
 8003774:	008b      	lsls	r3, r1, #2
 8003776:	4621      	mov	r1, r4
 8003778:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800377c:	4621      	mov	r1, r4
 800377e:	008a      	lsls	r2, r1, #2
 8003780:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003784:	f7fc fd7c 	bl	8000280 <__aeabi_uldivmod>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4b60      	ldr	r3, [pc, #384]	; (8003910 <UART_SetConfig+0x4e4>)
 800378e:	fba3 2302 	umull	r2, r3, r3, r2
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	011c      	lsls	r4, r3, #4
 8003796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800379a:	2200      	movs	r2, #0
 800379c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80037a8:	4642      	mov	r2, r8
 80037aa:	464b      	mov	r3, r9
 80037ac:	1891      	adds	r1, r2, r2
 80037ae:	61b9      	str	r1, [r7, #24]
 80037b0:	415b      	adcs	r3, r3
 80037b2:	61fb      	str	r3, [r7, #28]
 80037b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037b8:	4641      	mov	r1, r8
 80037ba:	1851      	adds	r1, r2, r1
 80037bc:	6139      	str	r1, [r7, #16]
 80037be:	4649      	mov	r1, r9
 80037c0:	414b      	adcs	r3, r1
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037d0:	4659      	mov	r1, fp
 80037d2:	00cb      	lsls	r3, r1, #3
 80037d4:	4651      	mov	r1, sl
 80037d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037da:	4651      	mov	r1, sl
 80037dc:	00ca      	lsls	r2, r1, #3
 80037de:	4610      	mov	r0, r2
 80037e0:	4619      	mov	r1, r3
 80037e2:	4603      	mov	r3, r0
 80037e4:	4642      	mov	r2, r8
 80037e6:	189b      	adds	r3, r3, r2
 80037e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80037ec:	464b      	mov	r3, r9
 80037ee:	460a      	mov	r2, r1
 80037f0:	eb42 0303 	adc.w	r3, r2, r3
 80037f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80037f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	67bb      	str	r3, [r7, #120]	; 0x78
 8003802:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003810:	4649      	mov	r1, r9
 8003812:	008b      	lsls	r3, r1, #2
 8003814:	4641      	mov	r1, r8
 8003816:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800381a:	4641      	mov	r1, r8
 800381c:	008a      	lsls	r2, r1, #2
 800381e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003822:	f7fc fd2d 	bl	8000280 <__aeabi_uldivmod>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4611      	mov	r1, r2
 800382c:	4b38      	ldr	r3, [pc, #224]	; (8003910 <UART_SetConfig+0x4e4>)
 800382e:	fba3 2301 	umull	r2, r3, r3, r1
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	2264      	movs	r2, #100	; 0x64
 8003836:	fb02 f303 	mul.w	r3, r2, r3
 800383a:	1acb      	subs	r3, r1, r3
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	3332      	adds	r3, #50	; 0x32
 8003840:	4a33      	ldr	r2, [pc, #204]	; (8003910 <UART_SetConfig+0x4e4>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800384c:	441c      	add	r4, r3
 800384e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003852:	2200      	movs	r2, #0
 8003854:	673b      	str	r3, [r7, #112]	; 0x70
 8003856:	677a      	str	r2, [r7, #116]	; 0x74
 8003858:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800385c:	4642      	mov	r2, r8
 800385e:	464b      	mov	r3, r9
 8003860:	1891      	adds	r1, r2, r2
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	415b      	adcs	r3, r3
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800386c:	4641      	mov	r1, r8
 800386e:	1851      	adds	r1, r2, r1
 8003870:	6039      	str	r1, [r7, #0]
 8003872:	4649      	mov	r1, r9
 8003874:	414b      	adcs	r3, r1
 8003876:	607b      	str	r3, [r7, #4]
 8003878:	f04f 0200 	mov.w	r2, #0
 800387c:	f04f 0300 	mov.w	r3, #0
 8003880:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003884:	4659      	mov	r1, fp
 8003886:	00cb      	lsls	r3, r1, #3
 8003888:	4651      	mov	r1, sl
 800388a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800388e:	4651      	mov	r1, sl
 8003890:	00ca      	lsls	r2, r1, #3
 8003892:	4610      	mov	r0, r2
 8003894:	4619      	mov	r1, r3
 8003896:	4603      	mov	r3, r0
 8003898:	4642      	mov	r2, r8
 800389a:	189b      	adds	r3, r3, r2
 800389c:	66bb      	str	r3, [r7, #104]	; 0x68
 800389e:	464b      	mov	r3, r9
 80038a0:	460a      	mov	r2, r1
 80038a2:	eb42 0303 	adc.w	r3, r2, r3
 80038a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	663b      	str	r3, [r7, #96]	; 0x60
 80038b2:	667a      	str	r2, [r7, #100]	; 0x64
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80038c0:	4649      	mov	r1, r9
 80038c2:	008b      	lsls	r3, r1, #2
 80038c4:	4641      	mov	r1, r8
 80038c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ca:	4641      	mov	r1, r8
 80038cc:	008a      	lsls	r2, r1, #2
 80038ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80038d2:	f7fc fcd5 	bl	8000280 <__aeabi_uldivmod>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4b0d      	ldr	r3, [pc, #52]	; (8003910 <UART_SetConfig+0x4e4>)
 80038dc:	fba3 1302 	umull	r1, r3, r3, r2
 80038e0:	095b      	lsrs	r3, r3, #5
 80038e2:	2164      	movs	r1, #100	; 0x64
 80038e4:	fb01 f303 	mul.w	r3, r1, r3
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	3332      	adds	r3, #50	; 0x32
 80038ee:	4a08      	ldr	r2, [pc, #32]	; (8003910 <UART_SetConfig+0x4e4>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	095b      	lsrs	r3, r3, #5
 80038f6:	f003 020f 	and.w	r2, r3, #15
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4422      	add	r2, r4
 8003902:	609a      	str	r2, [r3, #8]
}
 8003904:	bf00      	nop
 8003906:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800390a:	46bd      	mov	sp, r7
 800390c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003910:	51eb851f 	.word	0x51eb851f

08003914 <std>:
 8003914:	2300      	movs	r3, #0
 8003916:	b510      	push	{r4, lr}
 8003918:	4604      	mov	r4, r0
 800391a:	e9c0 3300 	strd	r3, r3, [r0]
 800391e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003922:	6083      	str	r3, [r0, #8]
 8003924:	8181      	strh	r1, [r0, #12]
 8003926:	6643      	str	r3, [r0, #100]	; 0x64
 8003928:	81c2      	strh	r2, [r0, #14]
 800392a:	6183      	str	r3, [r0, #24]
 800392c:	4619      	mov	r1, r3
 800392e:	2208      	movs	r2, #8
 8003930:	305c      	adds	r0, #92	; 0x5c
 8003932:	f000 fa17 	bl	8003d64 <memset>
 8003936:	4b0d      	ldr	r3, [pc, #52]	; (800396c <std+0x58>)
 8003938:	6263      	str	r3, [r4, #36]	; 0x24
 800393a:	4b0d      	ldr	r3, [pc, #52]	; (8003970 <std+0x5c>)
 800393c:	62a3      	str	r3, [r4, #40]	; 0x28
 800393e:	4b0d      	ldr	r3, [pc, #52]	; (8003974 <std+0x60>)
 8003940:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003942:	4b0d      	ldr	r3, [pc, #52]	; (8003978 <std+0x64>)
 8003944:	6323      	str	r3, [r4, #48]	; 0x30
 8003946:	4b0d      	ldr	r3, [pc, #52]	; (800397c <std+0x68>)
 8003948:	6224      	str	r4, [r4, #32]
 800394a:	429c      	cmp	r4, r3
 800394c:	d006      	beq.n	800395c <std+0x48>
 800394e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003952:	4294      	cmp	r4, r2
 8003954:	d002      	beq.n	800395c <std+0x48>
 8003956:	33d0      	adds	r3, #208	; 0xd0
 8003958:	429c      	cmp	r4, r3
 800395a:	d105      	bne.n	8003968 <std+0x54>
 800395c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003964:	f000 ba76 	b.w	8003e54 <__retarget_lock_init_recursive>
 8003968:	bd10      	pop	{r4, pc}
 800396a:	bf00      	nop
 800396c:	08003bb5 	.word	0x08003bb5
 8003970:	08003bd7 	.word	0x08003bd7
 8003974:	08003c0f 	.word	0x08003c0f
 8003978:	08003c33 	.word	0x08003c33
 800397c:	20000170 	.word	0x20000170

08003980 <stdio_exit_handler>:
 8003980:	4a02      	ldr	r2, [pc, #8]	; (800398c <stdio_exit_handler+0xc>)
 8003982:	4903      	ldr	r1, [pc, #12]	; (8003990 <stdio_exit_handler+0x10>)
 8003984:	4803      	ldr	r0, [pc, #12]	; (8003994 <stdio_exit_handler+0x14>)
 8003986:	f000 b869 	b.w	8003a5c <_fwalk_sglue>
 800398a:	bf00      	nop
 800398c:	2000000c 	.word	0x2000000c
 8003990:	080049b1 	.word	0x080049b1
 8003994:	20000018 	.word	0x20000018

08003998 <cleanup_stdio>:
 8003998:	6841      	ldr	r1, [r0, #4]
 800399a:	4b0c      	ldr	r3, [pc, #48]	; (80039cc <cleanup_stdio+0x34>)
 800399c:	4299      	cmp	r1, r3
 800399e:	b510      	push	{r4, lr}
 80039a0:	4604      	mov	r4, r0
 80039a2:	d001      	beq.n	80039a8 <cleanup_stdio+0x10>
 80039a4:	f001 f804 	bl	80049b0 <_fflush_r>
 80039a8:	68a1      	ldr	r1, [r4, #8]
 80039aa:	4b09      	ldr	r3, [pc, #36]	; (80039d0 <cleanup_stdio+0x38>)
 80039ac:	4299      	cmp	r1, r3
 80039ae:	d002      	beq.n	80039b6 <cleanup_stdio+0x1e>
 80039b0:	4620      	mov	r0, r4
 80039b2:	f000 fffd 	bl	80049b0 <_fflush_r>
 80039b6:	68e1      	ldr	r1, [r4, #12]
 80039b8:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <cleanup_stdio+0x3c>)
 80039ba:	4299      	cmp	r1, r3
 80039bc:	d004      	beq.n	80039c8 <cleanup_stdio+0x30>
 80039be:	4620      	mov	r0, r4
 80039c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039c4:	f000 bff4 	b.w	80049b0 <_fflush_r>
 80039c8:	bd10      	pop	{r4, pc}
 80039ca:	bf00      	nop
 80039cc:	20000170 	.word	0x20000170
 80039d0:	200001d8 	.word	0x200001d8
 80039d4:	20000240 	.word	0x20000240

080039d8 <global_stdio_init.part.0>:
 80039d8:	b510      	push	{r4, lr}
 80039da:	4b0b      	ldr	r3, [pc, #44]	; (8003a08 <global_stdio_init.part.0+0x30>)
 80039dc:	4c0b      	ldr	r4, [pc, #44]	; (8003a0c <global_stdio_init.part.0+0x34>)
 80039de:	4a0c      	ldr	r2, [pc, #48]	; (8003a10 <global_stdio_init.part.0+0x38>)
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	4620      	mov	r0, r4
 80039e4:	2200      	movs	r2, #0
 80039e6:	2104      	movs	r1, #4
 80039e8:	f7ff ff94 	bl	8003914 <std>
 80039ec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80039f0:	2201      	movs	r2, #1
 80039f2:	2109      	movs	r1, #9
 80039f4:	f7ff ff8e 	bl	8003914 <std>
 80039f8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80039fc:	2202      	movs	r2, #2
 80039fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a02:	2112      	movs	r1, #18
 8003a04:	f7ff bf86 	b.w	8003914 <std>
 8003a08:	200002a8 	.word	0x200002a8
 8003a0c:	20000170 	.word	0x20000170
 8003a10:	08003981 	.word	0x08003981

08003a14 <__sfp_lock_acquire>:
 8003a14:	4801      	ldr	r0, [pc, #4]	; (8003a1c <__sfp_lock_acquire+0x8>)
 8003a16:	f000 ba1e 	b.w	8003e56 <__retarget_lock_acquire_recursive>
 8003a1a:	bf00      	nop
 8003a1c:	200002b1 	.word	0x200002b1

08003a20 <__sfp_lock_release>:
 8003a20:	4801      	ldr	r0, [pc, #4]	; (8003a28 <__sfp_lock_release+0x8>)
 8003a22:	f000 ba19 	b.w	8003e58 <__retarget_lock_release_recursive>
 8003a26:	bf00      	nop
 8003a28:	200002b1 	.word	0x200002b1

08003a2c <__sinit>:
 8003a2c:	b510      	push	{r4, lr}
 8003a2e:	4604      	mov	r4, r0
 8003a30:	f7ff fff0 	bl	8003a14 <__sfp_lock_acquire>
 8003a34:	6a23      	ldr	r3, [r4, #32]
 8003a36:	b11b      	cbz	r3, 8003a40 <__sinit+0x14>
 8003a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a3c:	f7ff bff0 	b.w	8003a20 <__sfp_lock_release>
 8003a40:	4b04      	ldr	r3, [pc, #16]	; (8003a54 <__sinit+0x28>)
 8003a42:	6223      	str	r3, [r4, #32]
 8003a44:	4b04      	ldr	r3, [pc, #16]	; (8003a58 <__sinit+0x2c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1f5      	bne.n	8003a38 <__sinit+0xc>
 8003a4c:	f7ff ffc4 	bl	80039d8 <global_stdio_init.part.0>
 8003a50:	e7f2      	b.n	8003a38 <__sinit+0xc>
 8003a52:	bf00      	nop
 8003a54:	08003999 	.word	0x08003999
 8003a58:	200002a8 	.word	0x200002a8

08003a5c <_fwalk_sglue>:
 8003a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a60:	4607      	mov	r7, r0
 8003a62:	4688      	mov	r8, r1
 8003a64:	4614      	mov	r4, r2
 8003a66:	2600      	movs	r6, #0
 8003a68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a6c:	f1b9 0901 	subs.w	r9, r9, #1
 8003a70:	d505      	bpl.n	8003a7e <_fwalk_sglue+0x22>
 8003a72:	6824      	ldr	r4, [r4, #0]
 8003a74:	2c00      	cmp	r4, #0
 8003a76:	d1f7      	bne.n	8003a68 <_fwalk_sglue+0xc>
 8003a78:	4630      	mov	r0, r6
 8003a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a7e:	89ab      	ldrh	r3, [r5, #12]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d907      	bls.n	8003a94 <_fwalk_sglue+0x38>
 8003a84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	d003      	beq.n	8003a94 <_fwalk_sglue+0x38>
 8003a8c:	4629      	mov	r1, r5
 8003a8e:	4638      	mov	r0, r7
 8003a90:	47c0      	blx	r8
 8003a92:	4306      	orrs	r6, r0
 8003a94:	3568      	adds	r5, #104	; 0x68
 8003a96:	e7e9      	b.n	8003a6c <_fwalk_sglue+0x10>

08003a98 <iprintf>:
 8003a98:	b40f      	push	{r0, r1, r2, r3}
 8003a9a:	b507      	push	{r0, r1, r2, lr}
 8003a9c:	4906      	ldr	r1, [pc, #24]	; (8003ab8 <iprintf+0x20>)
 8003a9e:	ab04      	add	r3, sp, #16
 8003aa0:	6808      	ldr	r0, [r1, #0]
 8003aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aa6:	6881      	ldr	r1, [r0, #8]
 8003aa8:	9301      	str	r3, [sp, #4]
 8003aaa:	f000 fc51 	bl	8004350 <_vfiprintf_r>
 8003aae:	b003      	add	sp, #12
 8003ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ab4:	b004      	add	sp, #16
 8003ab6:	4770      	bx	lr
 8003ab8:	20000064 	.word	0x20000064

08003abc <_puts_r>:
 8003abc:	6a03      	ldr	r3, [r0, #32]
 8003abe:	b570      	push	{r4, r5, r6, lr}
 8003ac0:	6884      	ldr	r4, [r0, #8]
 8003ac2:	4605      	mov	r5, r0
 8003ac4:	460e      	mov	r6, r1
 8003ac6:	b90b      	cbnz	r3, 8003acc <_puts_r+0x10>
 8003ac8:	f7ff ffb0 	bl	8003a2c <__sinit>
 8003acc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ace:	07db      	lsls	r3, r3, #31
 8003ad0:	d405      	bmi.n	8003ade <_puts_r+0x22>
 8003ad2:	89a3      	ldrh	r3, [r4, #12]
 8003ad4:	0598      	lsls	r0, r3, #22
 8003ad6:	d402      	bmi.n	8003ade <_puts_r+0x22>
 8003ad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ada:	f000 f9bc 	bl	8003e56 <__retarget_lock_acquire_recursive>
 8003ade:	89a3      	ldrh	r3, [r4, #12]
 8003ae0:	0719      	lsls	r1, r3, #28
 8003ae2:	d513      	bpl.n	8003b0c <_puts_r+0x50>
 8003ae4:	6923      	ldr	r3, [r4, #16]
 8003ae6:	b18b      	cbz	r3, 8003b0c <_puts_r+0x50>
 8003ae8:	3e01      	subs	r6, #1
 8003aea:	68a3      	ldr	r3, [r4, #8]
 8003aec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003af0:	3b01      	subs	r3, #1
 8003af2:	60a3      	str	r3, [r4, #8]
 8003af4:	b9e9      	cbnz	r1, 8003b32 <_puts_r+0x76>
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	da2e      	bge.n	8003b58 <_puts_r+0x9c>
 8003afa:	4622      	mov	r2, r4
 8003afc:	210a      	movs	r1, #10
 8003afe:	4628      	mov	r0, r5
 8003b00:	f000 f89b 	bl	8003c3a <__swbuf_r>
 8003b04:	3001      	adds	r0, #1
 8003b06:	d007      	beq.n	8003b18 <_puts_r+0x5c>
 8003b08:	250a      	movs	r5, #10
 8003b0a:	e007      	b.n	8003b1c <_puts_r+0x60>
 8003b0c:	4621      	mov	r1, r4
 8003b0e:	4628      	mov	r0, r5
 8003b10:	f000 f8d0 	bl	8003cb4 <__swsetup_r>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d0e7      	beq.n	8003ae8 <_puts_r+0x2c>
 8003b18:	f04f 35ff 	mov.w	r5, #4294967295
 8003b1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b1e:	07da      	lsls	r2, r3, #31
 8003b20:	d405      	bmi.n	8003b2e <_puts_r+0x72>
 8003b22:	89a3      	ldrh	r3, [r4, #12]
 8003b24:	059b      	lsls	r3, r3, #22
 8003b26:	d402      	bmi.n	8003b2e <_puts_r+0x72>
 8003b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b2a:	f000 f995 	bl	8003e58 <__retarget_lock_release_recursive>
 8003b2e:	4628      	mov	r0, r5
 8003b30:	bd70      	pop	{r4, r5, r6, pc}
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	da04      	bge.n	8003b40 <_puts_r+0x84>
 8003b36:	69a2      	ldr	r2, [r4, #24]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	dc06      	bgt.n	8003b4a <_puts_r+0x8e>
 8003b3c:	290a      	cmp	r1, #10
 8003b3e:	d004      	beq.n	8003b4a <_puts_r+0x8e>
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	6022      	str	r2, [r4, #0]
 8003b46:	7019      	strb	r1, [r3, #0]
 8003b48:	e7cf      	b.n	8003aea <_puts_r+0x2e>
 8003b4a:	4622      	mov	r2, r4
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	f000 f874 	bl	8003c3a <__swbuf_r>
 8003b52:	3001      	adds	r0, #1
 8003b54:	d1c9      	bne.n	8003aea <_puts_r+0x2e>
 8003b56:	e7df      	b.n	8003b18 <_puts_r+0x5c>
 8003b58:	6823      	ldr	r3, [r4, #0]
 8003b5a:	250a      	movs	r5, #10
 8003b5c:	1c5a      	adds	r2, r3, #1
 8003b5e:	6022      	str	r2, [r4, #0]
 8003b60:	701d      	strb	r5, [r3, #0]
 8003b62:	e7db      	b.n	8003b1c <_puts_r+0x60>

08003b64 <puts>:
 8003b64:	4b02      	ldr	r3, [pc, #8]	; (8003b70 <puts+0xc>)
 8003b66:	4601      	mov	r1, r0
 8003b68:	6818      	ldr	r0, [r3, #0]
 8003b6a:	f7ff bfa7 	b.w	8003abc <_puts_r>
 8003b6e:	bf00      	nop
 8003b70:	20000064 	.word	0x20000064

08003b74 <siprintf>:
 8003b74:	b40e      	push	{r1, r2, r3}
 8003b76:	b500      	push	{lr}
 8003b78:	b09c      	sub	sp, #112	; 0x70
 8003b7a:	ab1d      	add	r3, sp, #116	; 0x74
 8003b7c:	9002      	str	r0, [sp, #8]
 8003b7e:	9006      	str	r0, [sp, #24]
 8003b80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b84:	4809      	ldr	r0, [pc, #36]	; (8003bac <siprintf+0x38>)
 8003b86:	9107      	str	r1, [sp, #28]
 8003b88:	9104      	str	r1, [sp, #16]
 8003b8a:	4909      	ldr	r1, [pc, #36]	; (8003bb0 <siprintf+0x3c>)
 8003b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b90:	9105      	str	r1, [sp, #20]
 8003b92:	6800      	ldr	r0, [r0, #0]
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	a902      	add	r1, sp, #8
 8003b98:	f000 fab2 	bl	8004100 <_svfiprintf_r>
 8003b9c:	9b02      	ldr	r3, [sp, #8]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
 8003ba2:	b01c      	add	sp, #112	; 0x70
 8003ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ba8:	b003      	add	sp, #12
 8003baa:	4770      	bx	lr
 8003bac:	20000064 	.word	0x20000064
 8003bb0:	ffff0208 	.word	0xffff0208

08003bb4 <__sread>:
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bbc:	f000 f8fc 	bl	8003db8 <_read_r>
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	bfab      	itete	ge
 8003bc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8003bc8:	181b      	addge	r3, r3, r0
 8003bca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003bce:	bfac      	ite	ge
 8003bd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bd2:	81a3      	strhlt	r3, [r4, #12]
 8003bd4:	bd10      	pop	{r4, pc}

08003bd6 <__swrite>:
 8003bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bda:	461f      	mov	r7, r3
 8003bdc:	898b      	ldrh	r3, [r1, #12]
 8003bde:	05db      	lsls	r3, r3, #23
 8003be0:	4605      	mov	r5, r0
 8003be2:	460c      	mov	r4, r1
 8003be4:	4616      	mov	r6, r2
 8003be6:	d505      	bpl.n	8003bf4 <__swrite+0x1e>
 8003be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bec:	2302      	movs	r3, #2
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f000 f8d0 	bl	8003d94 <_lseek_r>
 8003bf4:	89a3      	ldrh	r3, [r4, #12]
 8003bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bfe:	81a3      	strh	r3, [r4, #12]
 8003c00:	4632      	mov	r2, r6
 8003c02:	463b      	mov	r3, r7
 8003c04:	4628      	mov	r0, r5
 8003c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c0a:	f000 b8e7 	b.w	8003ddc <_write_r>

08003c0e <__sseek>:
 8003c0e:	b510      	push	{r4, lr}
 8003c10:	460c      	mov	r4, r1
 8003c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c16:	f000 f8bd 	bl	8003d94 <_lseek_r>
 8003c1a:	1c43      	adds	r3, r0, #1
 8003c1c:	89a3      	ldrh	r3, [r4, #12]
 8003c1e:	bf15      	itete	ne
 8003c20:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c2a:	81a3      	strheq	r3, [r4, #12]
 8003c2c:	bf18      	it	ne
 8003c2e:	81a3      	strhne	r3, [r4, #12]
 8003c30:	bd10      	pop	{r4, pc}

08003c32 <__sclose>:
 8003c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c36:	f000 b89d 	b.w	8003d74 <_close_r>

08003c3a <__swbuf_r>:
 8003c3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3c:	460e      	mov	r6, r1
 8003c3e:	4614      	mov	r4, r2
 8003c40:	4605      	mov	r5, r0
 8003c42:	b118      	cbz	r0, 8003c4c <__swbuf_r+0x12>
 8003c44:	6a03      	ldr	r3, [r0, #32]
 8003c46:	b90b      	cbnz	r3, 8003c4c <__swbuf_r+0x12>
 8003c48:	f7ff fef0 	bl	8003a2c <__sinit>
 8003c4c:	69a3      	ldr	r3, [r4, #24]
 8003c4e:	60a3      	str	r3, [r4, #8]
 8003c50:	89a3      	ldrh	r3, [r4, #12]
 8003c52:	071a      	lsls	r2, r3, #28
 8003c54:	d525      	bpl.n	8003ca2 <__swbuf_r+0x68>
 8003c56:	6923      	ldr	r3, [r4, #16]
 8003c58:	b31b      	cbz	r3, 8003ca2 <__swbuf_r+0x68>
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	6922      	ldr	r2, [r4, #16]
 8003c5e:	1a98      	subs	r0, r3, r2
 8003c60:	6963      	ldr	r3, [r4, #20]
 8003c62:	b2f6      	uxtb	r6, r6
 8003c64:	4283      	cmp	r3, r0
 8003c66:	4637      	mov	r7, r6
 8003c68:	dc04      	bgt.n	8003c74 <__swbuf_r+0x3a>
 8003c6a:	4621      	mov	r1, r4
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	f000 fe9f 	bl	80049b0 <_fflush_r>
 8003c72:	b9e0      	cbnz	r0, 8003cae <__swbuf_r+0x74>
 8003c74:	68a3      	ldr	r3, [r4, #8]
 8003c76:	3b01      	subs	r3, #1
 8003c78:	60a3      	str	r3, [r4, #8]
 8003c7a:	6823      	ldr	r3, [r4, #0]
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	6022      	str	r2, [r4, #0]
 8003c80:	701e      	strb	r6, [r3, #0]
 8003c82:	6962      	ldr	r2, [r4, #20]
 8003c84:	1c43      	adds	r3, r0, #1
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d004      	beq.n	8003c94 <__swbuf_r+0x5a>
 8003c8a:	89a3      	ldrh	r3, [r4, #12]
 8003c8c:	07db      	lsls	r3, r3, #31
 8003c8e:	d506      	bpl.n	8003c9e <__swbuf_r+0x64>
 8003c90:	2e0a      	cmp	r6, #10
 8003c92:	d104      	bne.n	8003c9e <__swbuf_r+0x64>
 8003c94:	4621      	mov	r1, r4
 8003c96:	4628      	mov	r0, r5
 8003c98:	f000 fe8a 	bl	80049b0 <_fflush_r>
 8003c9c:	b938      	cbnz	r0, 8003cae <__swbuf_r+0x74>
 8003c9e:	4638      	mov	r0, r7
 8003ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	f000 f805 	bl	8003cb4 <__swsetup_r>
 8003caa:	2800      	cmp	r0, #0
 8003cac:	d0d5      	beq.n	8003c5a <__swbuf_r+0x20>
 8003cae:	f04f 37ff 	mov.w	r7, #4294967295
 8003cb2:	e7f4      	b.n	8003c9e <__swbuf_r+0x64>

08003cb4 <__swsetup_r>:
 8003cb4:	b538      	push	{r3, r4, r5, lr}
 8003cb6:	4b2a      	ldr	r3, [pc, #168]	; (8003d60 <__swsetup_r+0xac>)
 8003cb8:	4605      	mov	r5, r0
 8003cba:	6818      	ldr	r0, [r3, #0]
 8003cbc:	460c      	mov	r4, r1
 8003cbe:	b118      	cbz	r0, 8003cc8 <__swsetup_r+0x14>
 8003cc0:	6a03      	ldr	r3, [r0, #32]
 8003cc2:	b90b      	cbnz	r3, 8003cc8 <__swsetup_r+0x14>
 8003cc4:	f7ff feb2 	bl	8003a2c <__sinit>
 8003cc8:	89a3      	ldrh	r3, [r4, #12]
 8003cca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003cce:	0718      	lsls	r0, r3, #28
 8003cd0:	d422      	bmi.n	8003d18 <__swsetup_r+0x64>
 8003cd2:	06d9      	lsls	r1, r3, #27
 8003cd4:	d407      	bmi.n	8003ce6 <__swsetup_r+0x32>
 8003cd6:	2309      	movs	r3, #9
 8003cd8:	602b      	str	r3, [r5, #0]
 8003cda:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003cde:	81a3      	strh	r3, [r4, #12]
 8003ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce4:	e034      	b.n	8003d50 <__swsetup_r+0x9c>
 8003ce6:	0758      	lsls	r0, r3, #29
 8003ce8:	d512      	bpl.n	8003d10 <__swsetup_r+0x5c>
 8003cea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cec:	b141      	cbz	r1, 8003d00 <__swsetup_r+0x4c>
 8003cee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cf2:	4299      	cmp	r1, r3
 8003cf4:	d002      	beq.n	8003cfc <__swsetup_r+0x48>
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	f000 f8b0 	bl	8003e5c <_free_r>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	6363      	str	r3, [r4, #52]	; 0x34
 8003d00:	89a3      	ldrh	r3, [r4, #12]
 8003d02:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003d06:	81a3      	strh	r3, [r4, #12]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	6063      	str	r3, [r4, #4]
 8003d0c:	6923      	ldr	r3, [r4, #16]
 8003d0e:	6023      	str	r3, [r4, #0]
 8003d10:	89a3      	ldrh	r3, [r4, #12]
 8003d12:	f043 0308 	orr.w	r3, r3, #8
 8003d16:	81a3      	strh	r3, [r4, #12]
 8003d18:	6923      	ldr	r3, [r4, #16]
 8003d1a:	b94b      	cbnz	r3, 8003d30 <__swsetup_r+0x7c>
 8003d1c:	89a3      	ldrh	r3, [r4, #12]
 8003d1e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003d22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d26:	d003      	beq.n	8003d30 <__swsetup_r+0x7c>
 8003d28:	4621      	mov	r1, r4
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	f000 fe8e 	bl	8004a4c <__smakebuf_r>
 8003d30:	89a0      	ldrh	r0, [r4, #12]
 8003d32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d36:	f010 0301 	ands.w	r3, r0, #1
 8003d3a:	d00a      	beq.n	8003d52 <__swsetup_r+0x9e>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	60a3      	str	r3, [r4, #8]
 8003d40:	6963      	ldr	r3, [r4, #20]
 8003d42:	425b      	negs	r3, r3
 8003d44:	61a3      	str	r3, [r4, #24]
 8003d46:	6923      	ldr	r3, [r4, #16]
 8003d48:	b943      	cbnz	r3, 8003d5c <__swsetup_r+0xa8>
 8003d4a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003d4e:	d1c4      	bne.n	8003cda <__swsetup_r+0x26>
 8003d50:	bd38      	pop	{r3, r4, r5, pc}
 8003d52:	0781      	lsls	r1, r0, #30
 8003d54:	bf58      	it	pl
 8003d56:	6963      	ldrpl	r3, [r4, #20]
 8003d58:	60a3      	str	r3, [r4, #8]
 8003d5a:	e7f4      	b.n	8003d46 <__swsetup_r+0x92>
 8003d5c:	2000      	movs	r0, #0
 8003d5e:	e7f7      	b.n	8003d50 <__swsetup_r+0x9c>
 8003d60:	20000064 	.word	0x20000064

08003d64 <memset>:
 8003d64:	4402      	add	r2, r0
 8003d66:	4603      	mov	r3, r0
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d100      	bne.n	8003d6e <memset+0xa>
 8003d6c:	4770      	bx	lr
 8003d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8003d72:	e7f9      	b.n	8003d68 <memset+0x4>

08003d74 <_close_r>:
 8003d74:	b538      	push	{r3, r4, r5, lr}
 8003d76:	4d06      	ldr	r5, [pc, #24]	; (8003d90 <_close_r+0x1c>)
 8003d78:	2300      	movs	r3, #0
 8003d7a:	4604      	mov	r4, r0
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	602b      	str	r3, [r5, #0]
 8003d80:	f7fd f807 	bl	8000d92 <_close>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d102      	bne.n	8003d8e <_close_r+0x1a>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	b103      	cbz	r3, 8003d8e <_close_r+0x1a>
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	bd38      	pop	{r3, r4, r5, pc}
 8003d90:	200002ac 	.word	0x200002ac

08003d94 <_lseek_r>:
 8003d94:	b538      	push	{r3, r4, r5, lr}
 8003d96:	4d07      	ldr	r5, [pc, #28]	; (8003db4 <_lseek_r+0x20>)
 8003d98:	4604      	mov	r4, r0
 8003d9a:	4608      	mov	r0, r1
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	2200      	movs	r2, #0
 8003da0:	602a      	str	r2, [r5, #0]
 8003da2:	461a      	mov	r2, r3
 8003da4:	f7fd f81c 	bl	8000de0 <_lseek>
 8003da8:	1c43      	adds	r3, r0, #1
 8003daa:	d102      	bne.n	8003db2 <_lseek_r+0x1e>
 8003dac:	682b      	ldr	r3, [r5, #0]
 8003dae:	b103      	cbz	r3, 8003db2 <_lseek_r+0x1e>
 8003db0:	6023      	str	r3, [r4, #0]
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
 8003db4:	200002ac 	.word	0x200002ac

08003db8 <_read_r>:
 8003db8:	b538      	push	{r3, r4, r5, lr}
 8003dba:	4d07      	ldr	r5, [pc, #28]	; (8003dd8 <_read_r+0x20>)
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	4608      	mov	r0, r1
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	602a      	str	r2, [r5, #0]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f7fc ffaa 	bl	8000d20 <_read>
 8003dcc:	1c43      	adds	r3, r0, #1
 8003dce:	d102      	bne.n	8003dd6 <_read_r+0x1e>
 8003dd0:	682b      	ldr	r3, [r5, #0]
 8003dd2:	b103      	cbz	r3, 8003dd6 <_read_r+0x1e>
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	bd38      	pop	{r3, r4, r5, pc}
 8003dd8:	200002ac 	.word	0x200002ac

08003ddc <_write_r>:
 8003ddc:	b538      	push	{r3, r4, r5, lr}
 8003dde:	4d07      	ldr	r5, [pc, #28]	; (8003dfc <_write_r+0x20>)
 8003de0:	4604      	mov	r4, r0
 8003de2:	4608      	mov	r0, r1
 8003de4:	4611      	mov	r1, r2
 8003de6:	2200      	movs	r2, #0
 8003de8:	602a      	str	r2, [r5, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	f7fc ffb5 	bl	8000d5a <_write>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d102      	bne.n	8003dfa <_write_r+0x1e>
 8003df4:	682b      	ldr	r3, [r5, #0]
 8003df6:	b103      	cbz	r3, 8003dfa <_write_r+0x1e>
 8003df8:	6023      	str	r3, [r4, #0]
 8003dfa:	bd38      	pop	{r3, r4, r5, pc}
 8003dfc:	200002ac 	.word	0x200002ac

08003e00 <__errno>:
 8003e00:	4b01      	ldr	r3, [pc, #4]	; (8003e08 <__errno+0x8>)
 8003e02:	6818      	ldr	r0, [r3, #0]
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	20000064 	.word	0x20000064

08003e0c <__libc_init_array>:
 8003e0c:	b570      	push	{r4, r5, r6, lr}
 8003e0e:	4d0d      	ldr	r5, [pc, #52]	; (8003e44 <__libc_init_array+0x38>)
 8003e10:	4c0d      	ldr	r4, [pc, #52]	; (8003e48 <__libc_init_array+0x3c>)
 8003e12:	1b64      	subs	r4, r4, r5
 8003e14:	10a4      	asrs	r4, r4, #2
 8003e16:	2600      	movs	r6, #0
 8003e18:	42a6      	cmp	r6, r4
 8003e1a:	d109      	bne.n	8003e30 <__libc_init_array+0x24>
 8003e1c:	4d0b      	ldr	r5, [pc, #44]	; (8003e4c <__libc_init_array+0x40>)
 8003e1e:	4c0c      	ldr	r4, [pc, #48]	; (8003e50 <__libc_init_array+0x44>)
 8003e20:	f000 fee2 	bl	8004be8 <_init>
 8003e24:	1b64      	subs	r4, r4, r5
 8003e26:	10a4      	asrs	r4, r4, #2
 8003e28:	2600      	movs	r6, #0
 8003e2a:	42a6      	cmp	r6, r4
 8003e2c:	d105      	bne.n	8003e3a <__libc_init_array+0x2e>
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}
 8003e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e34:	4798      	blx	r3
 8003e36:	3601      	adds	r6, #1
 8003e38:	e7ee      	b.n	8003e18 <__libc_init_array+0xc>
 8003e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e3e:	4798      	blx	r3
 8003e40:	3601      	adds	r6, #1
 8003e42:	e7f2      	b.n	8003e2a <__libc_init_array+0x1e>
 8003e44:	08004cd0 	.word	0x08004cd0
 8003e48:	08004cd0 	.word	0x08004cd0
 8003e4c:	08004cd0 	.word	0x08004cd0
 8003e50:	08004cd4 	.word	0x08004cd4

08003e54 <__retarget_lock_init_recursive>:
 8003e54:	4770      	bx	lr

08003e56 <__retarget_lock_acquire_recursive>:
 8003e56:	4770      	bx	lr

08003e58 <__retarget_lock_release_recursive>:
 8003e58:	4770      	bx	lr
	...

08003e5c <_free_r>:
 8003e5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003e5e:	2900      	cmp	r1, #0
 8003e60:	d044      	beq.n	8003eec <_free_r+0x90>
 8003e62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e66:	9001      	str	r0, [sp, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f1a1 0404 	sub.w	r4, r1, #4
 8003e6e:	bfb8      	it	lt
 8003e70:	18e4      	addlt	r4, r4, r3
 8003e72:	f000 f8df 	bl	8004034 <__malloc_lock>
 8003e76:	4a1e      	ldr	r2, [pc, #120]	; (8003ef0 <_free_r+0x94>)
 8003e78:	9801      	ldr	r0, [sp, #4]
 8003e7a:	6813      	ldr	r3, [r2, #0]
 8003e7c:	b933      	cbnz	r3, 8003e8c <_free_r+0x30>
 8003e7e:	6063      	str	r3, [r4, #4]
 8003e80:	6014      	str	r4, [r2, #0]
 8003e82:	b003      	add	sp, #12
 8003e84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e88:	f000 b8da 	b.w	8004040 <__malloc_unlock>
 8003e8c:	42a3      	cmp	r3, r4
 8003e8e:	d908      	bls.n	8003ea2 <_free_r+0x46>
 8003e90:	6825      	ldr	r5, [r4, #0]
 8003e92:	1961      	adds	r1, r4, r5
 8003e94:	428b      	cmp	r3, r1
 8003e96:	bf01      	itttt	eq
 8003e98:	6819      	ldreq	r1, [r3, #0]
 8003e9a:	685b      	ldreq	r3, [r3, #4]
 8003e9c:	1949      	addeq	r1, r1, r5
 8003e9e:	6021      	streq	r1, [r4, #0]
 8003ea0:	e7ed      	b.n	8003e7e <_free_r+0x22>
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	b10b      	cbz	r3, 8003eac <_free_r+0x50>
 8003ea8:	42a3      	cmp	r3, r4
 8003eaa:	d9fa      	bls.n	8003ea2 <_free_r+0x46>
 8003eac:	6811      	ldr	r1, [r2, #0]
 8003eae:	1855      	adds	r5, r2, r1
 8003eb0:	42a5      	cmp	r5, r4
 8003eb2:	d10b      	bne.n	8003ecc <_free_r+0x70>
 8003eb4:	6824      	ldr	r4, [r4, #0]
 8003eb6:	4421      	add	r1, r4
 8003eb8:	1854      	adds	r4, r2, r1
 8003eba:	42a3      	cmp	r3, r4
 8003ebc:	6011      	str	r1, [r2, #0]
 8003ebe:	d1e0      	bne.n	8003e82 <_free_r+0x26>
 8003ec0:	681c      	ldr	r4, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	6053      	str	r3, [r2, #4]
 8003ec6:	440c      	add	r4, r1
 8003ec8:	6014      	str	r4, [r2, #0]
 8003eca:	e7da      	b.n	8003e82 <_free_r+0x26>
 8003ecc:	d902      	bls.n	8003ed4 <_free_r+0x78>
 8003ece:	230c      	movs	r3, #12
 8003ed0:	6003      	str	r3, [r0, #0]
 8003ed2:	e7d6      	b.n	8003e82 <_free_r+0x26>
 8003ed4:	6825      	ldr	r5, [r4, #0]
 8003ed6:	1961      	adds	r1, r4, r5
 8003ed8:	428b      	cmp	r3, r1
 8003eda:	bf04      	itt	eq
 8003edc:	6819      	ldreq	r1, [r3, #0]
 8003ede:	685b      	ldreq	r3, [r3, #4]
 8003ee0:	6063      	str	r3, [r4, #4]
 8003ee2:	bf04      	itt	eq
 8003ee4:	1949      	addeq	r1, r1, r5
 8003ee6:	6021      	streq	r1, [r4, #0]
 8003ee8:	6054      	str	r4, [r2, #4]
 8003eea:	e7ca      	b.n	8003e82 <_free_r+0x26>
 8003eec:	b003      	add	sp, #12
 8003eee:	bd30      	pop	{r4, r5, pc}
 8003ef0:	200002b4 	.word	0x200002b4

08003ef4 <sbrk_aligned>:
 8003ef4:	b570      	push	{r4, r5, r6, lr}
 8003ef6:	4e0e      	ldr	r6, [pc, #56]	; (8003f30 <sbrk_aligned+0x3c>)
 8003ef8:	460c      	mov	r4, r1
 8003efa:	6831      	ldr	r1, [r6, #0]
 8003efc:	4605      	mov	r5, r0
 8003efe:	b911      	cbnz	r1, 8003f06 <sbrk_aligned+0x12>
 8003f00:	f000 fe1c 	bl	8004b3c <_sbrk_r>
 8003f04:	6030      	str	r0, [r6, #0]
 8003f06:	4621      	mov	r1, r4
 8003f08:	4628      	mov	r0, r5
 8003f0a:	f000 fe17 	bl	8004b3c <_sbrk_r>
 8003f0e:	1c43      	adds	r3, r0, #1
 8003f10:	d00a      	beq.n	8003f28 <sbrk_aligned+0x34>
 8003f12:	1cc4      	adds	r4, r0, #3
 8003f14:	f024 0403 	bic.w	r4, r4, #3
 8003f18:	42a0      	cmp	r0, r4
 8003f1a:	d007      	beq.n	8003f2c <sbrk_aligned+0x38>
 8003f1c:	1a21      	subs	r1, r4, r0
 8003f1e:	4628      	mov	r0, r5
 8003f20:	f000 fe0c 	bl	8004b3c <_sbrk_r>
 8003f24:	3001      	adds	r0, #1
 8003f26:	d101      	bne.n	8003f2c <sbrk_aligned+0x38>
 8003f28:	f04f 34ff 	mov.w	r4, #4294967295
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	bd70      	pop	{r4, r5, r6, pc}
 8003f30:	200002b8 	.word	0x200002b8

08003f34 <_malloc_r>:
 8003f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f38:	1ccd      	adds	r5, r1, #3
 8003f3a:	f025 0503 	bic.w	r5, r5, #3
 8003f3e:	3508      	adds	r5, #8
 8003f40:	2d0c      	cmp	r5, #12
 8003f42:	bf38      	it	cc
 8003f44:	250c      	movcc	r5, #12
 8003f46:	2d00      	cmp	r5, #0
 8003f48:	4607      	mov	r7, r0
 8003f4a:	db01      	blt.n	8003f50 <_malloc_r+0x1c>
 8003f4c:	42a9      	cmp	r1, r5
 8003f4e:	d905      	bls.n	8003f5c <_malloc_r+0x28>
 8003f50:	230c      	movs	r3, #12
 8003f52:	603b      	str	r3, [r7, #0]
 8003f54:	2600      	movs	r6, #0
 8003f56:	4630      	mov	r0, r6
 8003f58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004030 <_malloc_r+0xfc>
 8003f60:	f000 f868 	bl	8004034 <__malloc_lock>
 8003f64:	f8d8 3000 	ldr.w	r3, [r8]
 8003f68:	461c      	mov	r4, r3
 8003f6a:	bb5c      	cbnz	r4, 8003fc4 <_malloc_r+0x90>
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	4638      	mov	r0, r7
 8003f70:	f7ff ffc0 	bl	8003ef4 <sbrk_aligned>
 8003f74:	1c43      	adds	r3, r0, #1
 8003f76:	4604      	mov	r4, r0
 8003f78:	d155      	bne.n	8004026 <_malloc_r+0xf2>
 8003f7a:	f8d8 4000 	ldr.w	r4, [r8]
 8003f7e:	4626      	mov	r6, r4
 8003f80:	2e00      	cmp	r6, #0
 8003f82:	d145      	bne.n	8004010 <_malloc_r+0xdc>
 8003f84:	2c00      	cmp	r4, #0
 8003f86:	d048      	beq.n	800401a <_malloc_r+0xe6>
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	4631      	mov	r1, r6
 8003f8c:	4638      	mov	r0, r7
 8003f8e:	eb04 0903 	add.w	r9, r4, r3
 8003f92:	f000 fdd3 	bl	8004b3c <_sbrk_r>
 8003f96:	4581      	cmp	r9, r0
 8003f98:	d13f      	bne.n	800401a <_malloc_r+0xe6>
 8003f9a:	6821      	ldr	r1, [r4, #0]
 8003f9c:	1a6d      	subs	r5, r5, r1
 8003f9e:	4629      	mov	r1, r5
 8003fa0:	4638      	mov	r0, r7
 8003fa2:	f7ff ffa7 	bl	8003ef4 <sbrk_aligned>
 8003fa6:	3001      	adds	r0, #1
 8003fa8:	d037      	beq.n	800401a <_malloc_r+0xe6>
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	442b      	add	r3, r5
 8003fae:	6023      	str	r3, [r4, #0]
 8003fb0:	f8d8 3000 	ldr.w	r3, [r8]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d038      	beq.n	800402a <_malloc_r+0xf6>
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	42a2      	cmp	r2, r4
 8003fbc:	d12b      	bne.n	8004016 <_malloc_r+0xe2>
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	605a      	str	r2, [r3, #4]
 8003fc2:	e00f      	b.n	8003fe4 <_malloc_r+0xb0>
 8003fc4:	6822      	ldr	r2, [r4, #0]
 8003fc6:	1b52      	subs	r2, r2, r5
 8003fc8:	d41f      	bmi.n	800400a <_malloc_r+0xd6>
 8003fca:	2a0b      	cmp	r2, #11
 8003fcc:	d917      	bls.n	8003ffe <_malloc_r+0xca>
 8003fce:	1961      	adds	r1, r4, r5
 8003fd0:	42a3      	cmp	r3, r4
 8003fd2:	6025      	str	r5, [r4, #0]
 8003fd4:	bf18      	it	ne
 8003fd6:	6059      	strne	r1, [r3, #4]
 8003fd8:	6863      	ldr	r3, [r4, #4]
 8003fda:	bf08      	it	eq
 8003fdc:	f8c8 1000 	streq.w	r1, [r8]
 8003fe0:	5162      	str	r2, [r4, r5]
 8003fe2:	604b      	str	r3, [r1, #4]
 8003fe4:	4638      	mov	r0, r7
 8003fe6:	f104 060b 	add.w	r6, r4, #11
 8003fea:	f000 f829 	bl	8004040 <__malloc_unlock>
 8003fee:	f026 0607 	bic.w	r6, r6, #7
 8003ff2:	1d23      	adds	r3, r4, #4
 8003ff4:	1af2      	subs	r2, r6, r3
 8003ff6:	d0ae      	beq.n	8003f56 <_malloc_r+0x22>
 8003ff8:	1b9b      	subs	r3, r3, r6
 8003ffa:	50a3      	str	r3, [r4, r2]
 8003ffc:	e7ab      	b.n	8003f56 <_malloc_r+0x22>
 8003ffe:	42a3      	cmp	r3, r4
 8004000:	6862      	ldr	r2, [r4, #4]
 8004002:	d1dd      	bne.n	8003fc0 <_malloc_r+0x8c>
 8004004:	f8c8 2000 	str.w	r2, [r8]
 8004008:	e7ec      	b.n	8003fe4 <_malloc_r+0xb0>
 800400a:	4623      	mov	r3, r4
 800400c:	6864      	ldr	r4, [r4, #4]
 800400e:	e7ac      	b.n	8003f6a <_malloc_r+0x36>
 8004010:	4634      	mov	r4, r6
 8004012:	6876      	ldr	r6, [r6, #4]
 8004014:	e7b4      	b.n	8003f80 <_malloc_r+0x4c>
 8004016:	4613      	mov	r3, r2
 8004018:	e7cc      	b.n	8003fb4 <_malloc_r+0x80>
 800401a:	230c      	movs	r3, #12
 800401c:	603b      	str	r3, [r7, #0]
 800401e:	4638      	mov	r0, r7
 8004020:	f000 f80e 	bl	8004040 <__malloc_unlock>
 8004024:	e797      	b.n	8003f56 <_malloc_r+0x22>
 8004026:	6025      	str	r5, [r4, #0]
 8004028:	e7dc      	b.n	8003fe4 <_malloc_r+0xb0>
 800402a:	605b      	str	r3, [r3, #4]
 800402c:	deff      	udf	#255	; 0xff
 800402e:	bf00      	nop
 8004030:	200002b4 	.word	0x200002b4

08004034 <__malloc_lock>:
 8004034:	4801      	ldr	r0, [pc, #4]	; (800403c <__malloc_lock+0x8>)
 8004036:	f7ff bf0e 	b.w	8003e56 <__retarget_lock_acquire_recursive>
 800403a:	bf00      	nop
 800403c:	200002b0 	.word	0x200002b0

08004040 <__malloc_unlock>:
 8004040:	4801      	ldr	r0, [pc, #4]	; (8004048 <__malloc_unlock+0x8>)
 8004042:	f7ff bf09 	b.w	8003e58 <__retarget_lock_release_recursive>
 8004046:	bf00      	nop
 8004048:	200002b0 	.word	0x200002b0

0800404c <__ssputs_r>:
 800404c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004050:	688e      	ldr	r6, [r1, #8]
 8004052:	461f      	mov	r7, r3
 8004054:	42be      	cmp	r6, r7
 8004056:	680b      	ldr	r3, [r1, #0]
 8004058:	4682      	mov	sl, r0
 800405a:	460c      	mov	r4, r1
 800405c:	4690      	mov	r8, r2
 800405e:	d82c      	bhi.n	80040ba <__ssputs_r+0x6e>
 8004060:	898a      	ldrh	r2, [r1, #12]
 8004062:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004066:	d026      	beq.n	80040b6 <__ssputs_r+0x6a>
 8004068:	6965      	ldr	r5, [r4, #20]
 800406a:	6909      	ldr	r1, [r1, #16]
 800406c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004070:	eba3 0901 	sub.w	r9, r3, r1
 8004074:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004078:	1c7b      	adds	r3, r7, #1
 800407a:	444b      	add	r3, r9
 800407c:	106d      	asrs	r5, r5, #1
 800407e:	429d      	cmp	r5, r3
 8004080:	bf38      	it	cc
 8004082:	461d      	movcc	r5, r3
 8004084:	0553      	lsls	r3, r2, #21
 8004086:	d527      	bpl.n	80040d8 <__ssputs_r+0x8c>
 8004088:	4629      	mov	r1, r5
 800408a:	f7ff ff53 	bl	8003f34 <_malloc_r>
 800408e:	4606      	mov	r6, r0
 8004090:	b360      	cbz	r0, 80040ec <__ssputs_r+0xa0>
 8004092:	6921      	ldr	r1, [r4, #16]
 8004094:	464a      	mov	r2, r9
 8004096:	f000 fd61 	bl	8004b5c <memcpy>
 800409a:	89a3      	ldrh	r3, [r4, #12]
 800409c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80040a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040a4:	81a3      	strh	r3, [r4, #12]
 80040a6:	6126      	str	r6, [r4, #16]
 80040a8:	6165      	str	r5, [r4, #20]
 80040aa:	444e      	add	r6, r9
 80040ac:	eba5 0509 	sub.w	r5, r5, r9
 80040b0:	6026      	str	r6, [r4, #0]
 80040b2:	60a5      	str	r5, [r4, #8]
 80040b4:	463e      	mov	r6, r7
 80040b6:	42be      	cmp	r6, r7
 80040b8:	d900      	bls.n	80040bc <__ssputs_r+0x70>
 80040ba:	463e      	mov	r6, r7
 80040bc:	6820      	ldr	r0, [r4, #0]
 80040be:	4632      	mov	r2, r6
 80040c0:	4641      	mov	r1, r8
 80040c2:	f000 fcff 	bl	8004ac4 <memmove>
 80040c6:	68a3      	ldr	r3, [r4, #8]
 80040c8:	1b9b      	subs	r3, r3, r6
 80040ca:	60a3      	str	r3, [r4, #8]
 80040cc:	6823      	ldr	r3, [r4, #0]
 80040ce:	4433      	add	r3, r6
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	2000      	movs	r0, #0
 80040d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040d8:	462a      	mov	r2, r5
 80040da:	f000 fd4d 	bl	8004b78 <_realloc_r>
 80040de:	4606      	mov	r6, r0
 80040e0:	2800      	cmp	r0, #0
 80040e2:	d1e0      	bne.n	80040a6 <__ssputs_r+0x5a>
 80040e4:	6921      	ldr	r1, [r4, #16]
 80040e6:	4650      	mov	r0, sl
 80040e8:	f7ff feb8 	bl	8003e5c <_free_r>
 80040ec:	230c      	movs	r3, #12
 80040ee:	f8ca 3000 	str.w	r3, [sl]
 80040f2:	89a3      	ldrh	r3, [r4, #12]
 80040f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040f8:	81a3      	strh	r3, [r4, #12]
 80040fa:	f04f 30ff 	mov.w	r0, #4294967295
 80040fe:	e7e9      	b.n	80040d4 <__ssputs_r+0x88>

08004100 <_svfiprintf_r>:
 8004100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004104:	4698      	mov	r8, r3
 8004106:	898b      	ldrh	r3, [r1, #12]
 8004108:	061b      	lsls	r3, r3, #24
 800410a:	b09d      	sub	sp, #116	; 0x74
 800410c:	4607      	mov	r7, r0
 800410e:	460d      	mov	r5, r1
 8004110:	4614      	mov	r4, r2
 8004112:	d50e      	bpl.n	8004132 <_svfiprintf_r+0x32>
 8004114:	690b      	ldr	r3, [r1, #16]
 8004116:	b963      	cbnz	r3, 8004132 <_svfiprintf_r+0x32>
 8004118:	2140      	movs	r1, #64	; 0x40
 800411a:	f7ff ff0b 	bl	8003f34 <_malloc_r>
 800411e:	6028      	str	r0, [r5, #0]
 8004120:	6128      	str	r0, [r5, #16]
 8004122:	b920      	cbnz	r0, 800412e <_svfiprintf_r+0x2e>
 8004124:	230c      	movs	r3, #12
 8004126:	603b      	str	r3, [r7, #0]
 8004128:	f04f 30ff 	mov.w	r0, #4294967295
 800412c:	e0d0      	b.n	80042d0 <_svfiprintf_r+0x1d0>
 800412e:	2340      	movs	r3, #64	; 0x40
 8004130:	616b      	str	r3, [r5, #20]
 8004132:	2300      	movs	r3, #0
 8004134:	9309      	str	r3, [sp, #36]	; 0x24
 8004136:	2320      	movs	r3, #32
 8004138:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800413c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004140:	2330      	movs	r3, #48	; 0x30
 8004142:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80042e8 <_svfiprintf_r+0x1e8>
 8004146:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800414a:	f04f 0901 	mov.w	r9, #1
 800414e:	4623      	mov	r3, r4
 8004150:	469a      	mov	sl, r3
 8004152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004156:	b10a      	cbz	r2, 800415c <_svfiprintf_r+0x5c>
 8004158:	2a25      	cmp	r2, #37	; 0x25
 800415a:	d1f9      	bne.n	8004150 <_svfiprintf_r+0x50>
 800415c:	ebba 0b04 	subs.w	fp, sl, r4
 8004160:	d00b      	beq.n	800417a <_svfiprintf_r+0x7a>
 8004162:	465b      	mov	r3, fp
 8004164:	4622      	mov	r2, r4
 8004166:	4629      	mov	r1, r5
 8004168:	4638      	mov	r0, r7
 800416a:	f7ff ff6f 	bl	800404c <__ssputs_r>
 800416e:	3001      	adds	r0, #1
 8004170:	f000 80a9 	beq.w	80042c6 <_svfiprintf_r+0x1c6>
 8004174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004176:	445a      	add	r2, fp
 8004178:	9209      	str	r2, [sp, #36]	; 0x24
 800417a:	f89a 3000 	ldrb.w	r3, [sl]
 800417e:	2b00      	cmp	r3, #0
 8004180:	f000 80a1 	beq.w	80042c6 <_svfiprintf_r+0x1c6>
 8004184:	2300      	movs	r3, #0
 8004186:	f04f 32ff 	mov.w	r2, #4294967295
 800418a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800418e:	f10a 0a01 	add.w	sl, sl, #1
 8004192:	9304      	str	r3, [sp, #16]
 8004194:	9307      	str	r3, [sp, #28]
 8004196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800419a:	931a      	str	r3, [sp, #104]	; 0x68
 800419c:	4654      	mov	r4, sl
 800419e:	2205      	movs	r2, #5
 80041a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041a4:	4850      	ldr	r0, [pc, #320]	; (80042e8 <_svfiprintf_r+0x1e8>)
 80041a6:	f7fc f81b 	bl	80001e0 <memchr>
 80041aa:	9a04      	ldr	r2, [sp, #16]
 80041ac:	b9d8      	cbnz	r0, 80041e6 <_svfiprintf_r+0xe6>
 80041ae:	06d0      	lsls	r0, r2, #27
 80041b0:	bf44      	itt	mi
 80041b2:	2320      	movmi	r3, #32
 80041b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041b8:	0711      	lsls	r1, r2, #28
 80041ba:	bf44      	itt	mi
 80041bc:	232b      	movmi	r3, #43	; 0x2b
 80041be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041c2:	f89a 3000 	ldrb.w	r3, [sl]
 80041c6:	2b2a      	cmp	r3, #42	; 0x2a
 80041c8:	d015      	beq.n	80041f6 <_svfiprintf_r+0xf6>
 80041ca:	9a07      	ldr	r2, [sp, #28]
 80041cc:	4654      	mov	r4, sl
 80041ce:	2000      	movs	r0, #0
 80041d0:	f04f 0c0a 	mov.w	ip, #10
 80041d4:	4621      	mov	r1, r4
 80041d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041da:	3b30      	subs	r3, #48	; 0x30
 80041dc:	2b09      	cmp	r3, #9
 80041de:	d94d      	bls.n	800427c <_svfiprintf_r+0x17c>
 80041e0:	b1b0      	cbz	r0, 8004210 <_svfiprintf_r+0x110>
 80041e2:	9207      	str	r2, [sp, #28]
 80041e4:	e014      	b.n	8004210 <_svfiprintf_r+0x110>
 80041e6:	eba0 0308 	sub.w	r3, r0, r8
 80041ea:	fa09 f303 	lsl.w	r3, r9, r3
 80041ee:	4313      	orrs	r3, r2
 80041f0:	9304      	str	r3, [sp, #16]
 80041f2:	46a2      	mov	sl, r4
 80041f4:	e7d2      	b.n	800419c <_svfiprintf_r+0x9c>
 80041f6:	9b03      	ldr	r3, [sp, #12]
 80041f8:	1d19      	adds	r1, r3, #4
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	9103      	str	r1, [sp, #12]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	bfbb      	ittet	lt
 8004202:	425b      	neglt	r3, r3
 8004204:	f042 0202 	orrlt.w	r2, r2, #2
 8004208:	9307      	strge	r3, [sp, #28]
 800420a:	9307      	strlt	r3, [sp, #28]
 800420c:	bfb8      	it	lt
 800420e:	9204      	strlt	r2, [sp, #16]
 8004210:	7823      	ldrb	r3, [r4, #0]
 8004212:	2b2e      	cmp	r3, #46	; 0x2e
 8004214:	d10c      	bne.n	8004230 <_svfiprintf_r+0x130>
 8004216:	7863      	ldrb	r3, [r4, #1]
 8004218:	2b2a      	cmp	r3, #42	; 0x2a
 800421a:	d134      	bne.n	8004286 <_svfiprintf_r+0x186>
 800421c:	9b03      	ldr	r3, [sp, #12]
 800421e:	1d1a      	adds	r2, r3, #4
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	9203      	str	r2, [sp, #12]
 8004224:	2b00      	cmp	r3, #0
 8004226:	bfb8      	it	lt
 8004228:	f04f 33ff 	movlt.w	r3, #4294967295
 800422c:	3402      	adds	r4, #2
 800422e:	9305      	str	r3, [sp, #20]
 8004230:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80042f8 <_svfiprintf_r+0x1f8>
 8004234:	7821      	ldrb	r1, [r4, #0]
 8004236:	2203      	movs	r2, #3
 8004238:	4650      	mov	r0, sl
 800423a:	f7fb ffd1 	bl	80001e0 <memchr>
 800423e:	b138      	cbz	r0, 8004250 <_svfiprintf_r+0x150>
 8004240:	9b04      	ldr	r3, [sp, #16]
 8004242:	eba0 000a 	sub.w	r0, r0, sl
 8004246:	2240      	movs	r2, #64	; 0x40
 8004248:	4082      	lsls	r2, r0
 800424a:	4313      	orrs	r3, r2
 800424c:	3401      	adds	r4, #1
 800424e:	9304      	str	r3, [sp, #16]
 8004250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004254:	4825      	ldr	r0, [pc, #148]	; (80042ec <_svfiprintf_r+0x1ec>)
 8004256:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800425a:	2206      	movs	r2, #6
 800425c:	f7fb ffc0 	bl	80001e0 <memchr>
 8004260:	2800      	cmp	r0, #0
 8004262:	d038      	beq.n	80042d6 <_svfiprintf_r+0x1d6>
 8004264:	4b22      	ldr	r3, [pc, #136]	; (80042f0 <_svfiprintf_r+0x1f0>)
 8004266:	bb1b      	cbnz	r3, 80042b0 <_svfiprintf_r+0x1b0>
 8004268:	9b03      	ldr	r3, [sp, #12]
 800426a:	3307      	adds	r3, #7
 800426c:	f023 0307 	bic.w	r3, r3, #7
 8004270:	3308      	adds	r3, #8
 8004272:	9303      	str	r3, [sp, #12]
 8004274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004276:	4433      	add	r3, r6
 8004278:	9309      	str	r3, [sp, #36]	; 0x24
 800427a:	e768      	b.n	800414e <_svfiprintf_r+0x4e>
 800427c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004280:	460c      	mov	r4, r1
 8004282:	2001      	movs	r0, #1
 8004284:	e7a6      	b.n	80041d4 <_svfiprintf_r+0xd4>
 8004286:	2300      	movs	r3, #0
 8004288:	3401      	adds	r4, #1
 800428a:	9305      	str	r3, [sp, #20]
 800428c:	4619      	mov	r1, r3
 800428e:	f04f 0c0a 	mov.w	ip, #10
 8004292:	4620      	mov	r0, r4
 8004294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004298:	3a30      	subs	r2, #48	; 0x30
 800429a:	2a09      	cmp	r2, #9
 800429c:	d903      	bls.n	80042a6 <_svfiprintf_r+0x1a6>
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0c6      	beq.n	8004230 <_svfiprintf_r+0x130>
 80042a2:	9105      	str	r1, [sp, #20]
 80042a4:	e7c4      	b.n	8004230 <_svfiprintf_r+0x130>
 80042a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80042aa:	4604      	mov	r4, r0
 80042ac:	2301      	movs	r3, #1
 80042ae:	e7f0      	b.n	8004292 <_svfiprintf_r+0x192>
 80042b0:	ab03      	add	r3, sp, #12
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	462a      	mov	r2, r5
 80042b6:	4b0f      	ldr	r3, [pc, #60]	; (80042f4 <_svfiprintf_r+0x1f4>)
 80042b8:	a904      	add	r1, sp, #16
 80042ba:	4638      	mov	r0, r7
 80042bc:	f3af 8000 	nop.w
 80042c0:	1c42      	adds	r2, r0, #1
 80042c2:	4606      	mov	r6, r0
 80042c4:	d1d6      	bne.n	8004274 <_svfiprintf_r+0x174>
 80042c6:	89ab      	ldrh	r3, [r5, #12]
 80042c8:	065b      	lsls	r3, r3, #25
 80042ca:	f53f af2d 	bmi.w	8004128 <_svfiprintf_r+0x28>
 80042ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042d0:	b01d      	add	sp, #116	; 0x74
 80042d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d6:	ab03      	add	r3, sp, #12
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	462a      	mov	r2, r5
 80042dc:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <_svfiprintf_r+0x1f4>)
 80042de:	a904      	add	r1, sp, #16
 80042e0:	4638      	mov	r0, r7
 80042e2:	f000 f9bd 	bl	8004660 <_printf_i>
 80042e6:	e7eb      	b.n	80042c0 <_svfiprintf_r+0x1c0>
 80042e8:	08004c94 	.word	0x08004c94
 80042ec:	08004c9e 	.word	0x08004c9e
 80042f0:	00000000 	.word	0x00000000
 80042f4:	0800404d 	.word	0x0800404d
 80042f8:	08004c9a 	.word	0x08004c9a

080042fc <__sfputc_r>:
 80042fc:	6893      	ldr	r3, [r2, #8]
 80042fe:	3b01      	subs	r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	b410      	push	{r4}
 8004304:	6093      	str	r3, [r2, #8]
 8004306:	da08      	bge.n	800431a <__sfputc_r+0x1e>
 8004308:	6994      	ldr	r4, [r2, #24]
 800430a:	42a3      	cmp	r3, r4
 800430c:	db01      	blt.n	8004312 <__sfputc_r+0x16>
 800430e:	290a      	cmp	r1, #10
 8004310:	d103      	bne.n	800431a <__sfputc_r+0x1e>
 8004312:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004316:	f7ff bc90 	b.w	8003c3a <__swbuf_r>
 800431a:	6813      	ldr	r3, [r2, #0]
 800431c:	1c58      	adds	r0, r3, #1
 800431e:	6010      	str	r0, [r2, #0]
 8004320:	7019      	strb	r1, [r3, #0]
 8004322:	4608      	mov	r0, r1
 8004324:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004328:	4770      	bx	lr

0800432a <__sfputs_r>:
 800432a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800432c:	4606      	mov	r6, r0
 800432e:	460f      	mov	r7, r1
 8004330:	4614      	mov	r4, r2
 8004332:	18d5      	adds	r5, r2, r3
 8004334:	42ac      	cmp	r4, r5
 8004336:	d101      	bne.n	800433c <__sfputs_r+0x12>
 8004338:	2000      	movs	r0, #0
 800433a:	e007      	b.n	800434c <__sfputs_r+0x22>
 800433c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004340:	463a      	mov	r2, r7
 8004342:	4630      	mov	r0, r6
 8004344:	f7ff ffda 	bl	80042fc <__sfputc_r>
 8004348:	1c43      	adds	r3, r0, #1
 800434a:	d1f3      	bne.n	8004334 <__sfputs_r+0xa>
 800434c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004350 <_vfiprintf_r>:
 8004350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004354:	460d      	mov	r5, r1
 8004356:	b09d      	sub	sp, #116	; 0x74
 8004358:	4614      	mov	r4, r2
 800435a:	4698      	mov	r8, r3
 800435c:	4606      	mov	r6, r0
 800435e:	b118      	cbz	r0, 8004368 <_vfiprintf_r+0x18>
 8004360:	6a03      	ldr	r3, [r0, #32]
 8004362:	b90b      	cbnz	r3, 8004368 <_vfiprintf_r+0x18>
 8004364:	f7ff fb62 	bl	8003a2c <__sinit>
 8004368:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800436a:	07d9      	lsls	r1, r3, #31
 800436c:	d405      	bmi.n	800437a <_vfiprintf_r+0x2a>
 800436e:	89ab      	ldrh	r3, [r5, #12]
 8004370:	059a      	lsls	r2, r3, #22
 8004372:	d402      	bmi.n	800437a <_vfiprintf_r+0x2a>
 8004374:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004376:	f7ff fd6e 	bl	8003e56 <__retarget_lock_acquire_recursive>
 800437a:	89ab      	ldrh	r3, [r5, #12]
 800437c:	071b      	lsls	r3, r3, #28
 800437e:	d501      	bpl.n	8004384 <_vfiprintf_r+0x34>
 8004380:	692b      	ldr	r3, [r5, #16]
 8004382:	b99b      	cbnz	r3, 80043ac <_vfiprintf_r+0x5c>
 8004384:	4629      	mov	r1, r5
 8004386:	4630      	mov	r0, r6
 8004388:	f7ff fc94 	bl	8003cb4 <__swsetup_r>
 800438c:	b170      	cbz	r0, 80043ac <_vfiprintf_r+0x5c>
 800438e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004390:	07dc      	lsls	r4, r3, #31
 8004392:	d504      	bpl.n	800439e <_vfiprintf_r+0x4e>
 8004394:	f04f 30ff 	mov.w	r0, #4294967295
 8004398:	b01d      	add	sp, #116	; 0x74
 800439a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800439e:	89ab      	ldrh	r3, [r5, #12]
 80043a0:	0598      	lsls	r0, r3, #22
 80043a2:	d4f7      	bmi.n	8004394 <_vfiprintf_r+0x44>
 80043a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043a6:	f7ff fd57 	bl	8003e58 <__retarget_lock_release_recursive>
 80043aa:	e7f3      	b.n	8004394 <_vfiprintf_r+0x44>
 80043ac:	2300      	movs	r3, #0
 80043ae:	9309      	str	r3, [sp, #36]	; 0x24
 80043b0:	2320      	movs	r3, #32
 80043b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80043b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80043ba:	2330      	movs	r3, #48	; 0x30
 80043bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004570 <_vfiprintf_r+0x220>
 80043c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043c4:	f04f 0901 	mov.w	r9, #1
 80043c8:	4623      	mov	r3, r4
 80043ca:	469a      	mov	sl, r3
 80043cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043d0:	b10a      	cbz	r2, 80043d6 <_vfiprintf_r+0x86>
 80043d2:	2a25      	cmp	r2, #37	; 0x25
 80043d4:	d1f9      	bne.n	80043ca <_vfiprintf_r+0x7a>
 80043d6:	ebba 0b04 	subs.w	fp, sl, r4
 80043da:	d00b      	beq.n	80043f4 <_vfiprintf_r+0xa4>
 80043dc:	465b      	mov	r3, fp
 80043de:	4622      	mov	r2, r4
 80043e0:	4629      	mov	r1, r5
 80043e2:	4630      	mov	r0, r6
 80043e4:	f7ff ffa1 	bl	800432a <__sfputs_r>
 80043e8:	3001      	adds	r0, #1
 80043ea:	f000 80a9 	beq.w	8004540 <_vfiprintf_r+0x1f0>
 80043ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043f0:	445a      	add	r2, fp
 80043f2:	9209      	str	r2, [sp, #36]	; 0x24
 80043f4:	f89a 3000 	ldrb.w	r3, [sl]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 80a1 	beq.w	8004540 <_vfiprintf_r+0x1f0>
 80043fe:	2300      	movs	r3, #0
 8004400:	f04f 32ff 	mov.w	r2, #4294967295
 8004404:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004408:	f10a 0a01 	add.w	sl, sl, #1
 800440c:	9304      	str	r3, [sp, #16]
 800440e:	9307      	str	r3, [sp, #28]
 8004410:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004414:	931a      	str	r3, [sp, #104]	; 0x68
 8004416:	4654      	mov	r4, sl
 8004418:	2205      	movs	r2, #5
 800441a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800441e:	4854      	ldr	r0, [pc, #336]	; (8004570 <_vfiprintf_r+0x220>)
 8004420:	f7fb fede 	bl	80001e0 <memchr>
 8004424:	9a04      	ldr	r2, [sp, #16]
 8004426:	b9d8      	cbnz	r0, 8004460 <_vfiprintf_r+0x110>
 8004428:	06d1      	lsls	r1, r2, #27
 800442a:	bf44      	itt	mi
 800442c:	2320      	movmi	r3, #32
 800442e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004432:	0713      	lsls	r3, r2, #28
 8004434:	bf44      	itt	mi
 8004436:	232b      	movmi	r3, #43	; 0x2b
 8004438:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800443c:	f89a 3000 	ldrb.w	r3, [sl]
 8004440:	2b2a      	cmp	r3, #42	; 0x2a
 8004442:	d015      	beq.n	8004470 <_vfiprintf_r+0x120>
 8004444:	9a07      	ldr	r2, [sp, #28]
 8004446:	4654      	mov	r4, sl
 8004448:	2000      	movs	r0, #0
 800444a:	f04f 0c0a 	mov.w	ip, #10
 800444e:	4621      	mov	r1, r4
 8004450:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004454:	3b30      	subs	r3, #48	; 0x30
 8004456:	2b09      	cmp	r3, #9
 8004458:	d94d      	bls.n	80044f6 <_vfiprintf_r+0x1a6>
 800445a:	b1b0      	cbz	r0, 800448a <_vfiprintf_r+0x13a>
 800445c:	9207      	str	r2, [sp, #28]
 800445e:	e014      	b.n	800448a <_vfiprintf_r+0x13a>
 8004460:	eba0 0308 	sub.w	r3, r0, r8
 8004464:	fa09 f303 	lsl.w	r3, r9, r3
 8004468:	4313      	orrs	r3, r2
 800446a:	9304      	str	r3, [sp, #16]
 800446c:	46a2      	mov	sl, r4
 800446e:	e7d2      	b.n	8004416 <_vfiprintf_r+0xc6>
 8004470:	9b03      	ldr	r3, [sp, #12]
 8004472:	1d19      	adds	r1, r3, #4
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	9103      	str	r1, [sp, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	bfbb      	ittet	lt
 800447c:	425b      	neglt	r3, r3
 800447e:	f042 0202 	orrlt.w	r2, r2, #2
 8004482:	9307      	strge	r3, [sp, #28]
 8004484:	9307      	strlt	r3, [sp, #28]
 8004486:	bfb8      	it	lt
 8004488:	9204      	strlt	r2, [sp, #16]
 800448a:	7823      	ldrb	r3, [r4, #0]
 800448c:	2b2e      	cmp	r3, #46	; 0x2e
 800448e:	d10c      	bne.n	80044aa <_vfiprintf_r+0x15a>
 8004490:	7863      	ldrb	r3, [r4, #1]
 8004492:	2b2a      	cmp	r3, #42	; 0x2a
 8004494:	d134      	bne.n	8004500 <_vfiprintf_r+0x1b0>
 8004496:	9b03      	ldr	r3, [sp, #12]
 8004498:	1d1a      	adds	r2, r3, #4
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	9203      	str	r2, [sp, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	bfb8      	it	lt
 80044a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80044a6:	3402      	adds	r4, #2
 80044a8:	9305      	str	r3, [sp, #20]
 80044aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004580 <_vfiprintf_r+0x230>
 80044ae:	7821      	ldrb	r1, [r4, #0]
 80044b0:	2203      	movs	r2, #3
 80044b2:	4650      	mov	r0, sl
 80044b4:	f7fb fe94 	bl	80001e0 <memchr>
 80044b8:	b138      	cbz	r0, 80044ca <_vfiprintf_r+0x17a>
 80044ba:	9b04      	ldr	r3, [sp, #16]
 80044bc:	eba0 000a 	sub.w	r0, r0, sl
 80044c0:	2240      	movs	r2, #64	; 0x40
 80044c2:	4082      	lsls	r2, r0
 80044c4:	4313      	orrs	r3, r2
 80044c6:	3401      	adds	r4, #1
 80044c8:	9304      	str	r3, [sp, #16]
 80044ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044ce:	4829      	ldr	r0, [pc, #164]	; (8004574 <_vfiprintf_r+0x224>)
 80044d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044d4:	2206      	movs	r2, #6
 80044d6:	f7fb fe83 	bl	80001e0 <memchr>
 80044da:	2800      	cmp	r0, #0
 80044dc:	d03f      	beq.n	800455e <_vfiprintf_r+0x20e>
 80044de:	4b26      	ldr	r3, [pc, #152]	; (8004578 <_vfiprintf_r+0x228>)
 80044e0:	bb1b      	cbnz	r3, 800452a <_vfiprintf_r+0x1da>
 80044e2:	9b03      	ldr	r3, [sp, #12]
 80044e4:	3307      	adds	r3, #7
 80044e6:	f023 0307 	bic.w	r3, r3, #7
 80044ea:	3308      	adds	r3, #8
 80044ec:	9303      	str	r3, [sp, #12]
 80044ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044f0:	443b      	add	r3, r7
 80044f2:	9309      	str	r3, [sp, #36]	; 0x24
 80044f4:	e768      	b.n	80043c8 <_vfiprintf_r+0x78>
 80044f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80044fa:	460c      	mov	r4, r1
 80044fc:	2001      	movs	r0, #1
 80044fe:	e7a6      	b.n	800444e <_vfiprintf_r+0xfe>
 8004500:	2300      	movs	r3, #0
 8004502:	3401      	adds	r4, #1
 8004504:	9305      	str	r3, [sp, #20]
 8004506:	4619      	mov	r1, r3
 8004508:	f04f 0c0a 	mov.w	ip, #10
 800450c:	4620      	mov	r0, r4
 800450e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004512:	3a30      	subs	r2, #48	; 0x30
 8004514:	2a09      	cmp	r2, #9
 8004516:	d903      	bls.n	8004520 <_vfiprintf_r+0x1d0>
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0c6      	beq.n	80044aa <_vfiprintf_r+0x15a>
 800451c:	9105      	str	r1, [sp, #20]
 800451e:	e7c4      	b.n	80044aa <_vfiprintf_r+0x15a>
 8004520:	fb0c 2101 	mla	r1, ip, r1, r2
 8004524:	4604      	mov	r4, r0
 8004526:	2301      	movs	r3, #1
 8004528:	e7f0      	b.n	800450c <_vfiprintf_r+0x1bc>
 800452a:	ab03      	add	r3, sp, #12
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	462a      	mov	r2, r5
 8004530:	4b12      	ldr	r3, [pc, #72]	; (800457c <_vfiprintf_r+0x22c>)
 8004532:	a904      	add	r1, sp, #16
 8004534:	4630      	mov	r0, r6
 8004536:	f3af 8000 	nop.w
 800453a:	4607      	mov	r7, r0
 800453c:	1c78      	adds	r0, r7, #1
 800453e:	d1d6      	bne.n	80044ee <_vfiprintf_r+0x19e>
 8004540:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004542:	07d9      	lsls	r1, r3, #31
 8004544:	d405      	bmi.n	8004552 <_vfiprintf_r+0x202>
 8004546:	89ab      	ldrh	r3, [r5, #12]
 8004548:	059a      	lsls	r2, r3, #22
 800454a:	d402      	bmi.n	8004552 <_vfiprintf_r+0x202>
 800454c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800454e:	f7ff fc83 	bl	8003e58 <__retarget_lock_release_recursive>
 8004552:	89ab      	ldrh	r3, [r5, #12]
 8004554:	065b      	lsls	r3, r3, #25
 8004556:	f53f af1d 	bmi.w	8004394 <_vfiprintf_r+0x44>
 800455a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800455c:	e71c      	b.n	8004398 <_vfiprintf_r+0x48>
 800455e:	ab03      	add	r3, sp, #12
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	462a      	mov	r2, r5
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <_vfiprintf_r+0x22c>)
 8004566:	a904      	add	r1, sp, #16
 8004568:	4630      	mov	r0, r6
 800456a:	f000 f879 	bl	8004660 <_printf_i>
 800456e:	e7e4      	b.n	800453a <_vfiprintf_r+0x1ea>
 8004570:	08004c94 	.word	0x08004c94
 8004574:	08004c9e 	.word	0x08004c9e
 8004578:	00000000 	.word	0x00000000
 800457c:	0800432b 	.word	0x0800432b
 8004580:	08004c9a 	.word	0x08004c9a

08004584 <_printf_common>:
 8004584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004588:	4616      	mov	r6, r2
 800458a:	4699      	mov	r9, r3
 800458c:	688a      	ldr	r2, [r1, #8]
 800458e:	690b      	ldr	r3, [r1, #16]
 8004590:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004594:	4293      	cmp	r3, r2
 8004596:	bfb8      	it	lt
 8004598:	4613      	movlt	r3, r2
 800459a:	6033      	str	r3, [r6, #0]
 800459c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045a0:	4607      	mov	r7, r0
 80045a2:	460c      	mov	r4, r1
 80045a4:	b10a      	cbz	r2, 80045aa <_printf_common+0x26>
 80045a6:	3301      	adds	r3, #1
 80045a8:	6033      	str	r3, [r6, #0]
 80045aa:	6823      	ldr	r3, [r4, #0]
 80045ac:	0699      	lsls	r1, r3, #26
 80045ae:	bf42      	ittt	mi
 80045b0:	6833      	ldrmi	r3, [r6, #0]
 80045b2:	3302      	addmi	r3, #2
 80045b4:	6033      	strmi	r3, [r6, #0]
 80045b6:	6825      	ldr	r5, [r4, #0]
 80045b8:	f015 0506 	ands.w	r5, r5, #6
 80045bc:	d106      	bne.n	80045cc <_printf_common+0x48>
 80045be:	f104 0a19 	add.w	sl, r4, #25
 80045c2:	68e3      	ldr	r3, [r4, #12]
 80045c4:	6832      	ldr	r2, [r6, #0]
 80045c6:	1a9b      	subs	r3, r3, r2
 80045c8:	42ab      	cmp	r3, r5
 80045ca:	dc26      	bgt.n	800461a <_printf_common+0x96>
 80045cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045d0:	1e13      	subs	r3, r2, #0
 80045d2:	6822      	ldr	r2, [r4, #0]
 80045d4:	bf18      	it	ne
 80045d6:	2301      	movne	r3, #1
 80045d8:	0692      	lsls	r2, r2, #26
 80045da:	d42b      	bmi.n	8004634 <_printf_common+0xb0>
 80045dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045e0:	4649      	mov	r1, r9
 80045e2:	4638      	mov	r0, r7
 80045e4:	47c0      	blx	r8
 80045e6:	3001      	adds	r0, #1
 80045e8:	d01e      	beq.n	8004628 <_printf_common+0xa4>
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	6922      	ldr	r2, [r4, #16]
 80045ee:	f003 0306 	and.w	r3, r3, #6
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	bf02      	ittt	eq
 80045f6:	68e5      	ldreq	r5, [r4, #12]
 80045f8:	6833      	ldreq	r3, [r6, #0]
 80045fa:	1aed      	subeq	r5, r5, r3
 80045fc:	68a3      	ldr	r3, [r4, #8]
 80045fe:	bf0c      	ite	eq
 8004600:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004604:	2500      	movne	r5, #0
 8004606:	4293      	cmp	r3, r2
 8004608:	bfc4      	itt	gt
 800460a:	1a9b      	subgt	r3, r3, r2
 800460c:	18ed      	addgt	r5, r5, r3
 800460e:	2600      	movs	r6, #0
 8004610:	341a      	adds	r4, #26
 8004612:	42b5      	cmp	r5, r6
 8004614:	d11a      	bne.n	800464c <_printf_common+0xc8>
 8004616:	2000      	movs	r0, #0
 8004618:	e008      	b.n	800462c <_printf_common+0xa8>
 800461a:	2301      	movs	r3, #1
 800461c:	4652      	mov	r2, sl
 800461e:	4649      	mov	r1, r9
 8004620:	4638      	mov	r0, r7
 8004622:	47c0      	blx	r8
 8004624:	3001      	adds	r0, #1
 8004626:	d103      	bne.n	8004630 <_printf_common+0xac>
 8004628:	f04f 30ff 	mov.w	r0, #4294967295
 800462c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004630:	3501      	adds	r5, #1
 8004632:	e7c6      	b.n	80045c2 <_printf_common+0x3e>
 8004634:	18e1      	adds	r1, r4, r3
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	2030      	movs	r0, #48	; 0x30
 800463a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800463e:	4422      	add	r2, r4
 8004640:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004644:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004648:	3302      	adds	r3, #2
 800464a:	e7c7      	b.n	80045dc <_printf_common+0x58>
 800464c:	2301      	movs	r3, #1
 800464e:	4622      	mov	r2, r4
 8004650:	4649      	mov	r1, r9
 8004652:	4638      	mov	r0, r7
 8004654:	47c0      	blx	r8
 8004656:	3001      	adds	r0, #1
 8004658:	d0e6      	beq.n	8004628 <_printf_common+0xa4>
 800465a:	3601      	adds	r6, #1
 800465c:	e7d9      	b.n	8004612 <_printf_common+0x8e>
	...

08004660 <_printf_i>:
 8004660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004664:	7e0f      	ldrb	r7, [r1, #24]
 8004666:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004668:	2f78      	cmp	r7, #120	; 0x78
 800466a:	4691      	mov	r9, r2
 800466c:	4680      	mov	r8, r0
 800466e:	460c      	mov	r4, r1
 8004670:	469a      	mov	sl, r3
 8004672:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004676:	d807      	bhi.n	8004688 <_printf_i+0x28>
 8004678:	2f62      	cmp	r7, #98	; 0x62
 800467a:	d80a      	bhi.n	8004692 <_printf_i+0x32>
 800467c:	2f00      	cmp	r7, #0
 800467e:	f000 80d4 	beq.w	800482a <_printf_i+0x1ca>
 8004682:	2f58      	cmp	r7, #88	; 0x58
 8004684:	f000 80c0 	beq.w	8004808 <_printf_i+0x1a8>
 8004688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800468c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004690:	e03a      	b.n	8004708 <_printf_i+0xa8>
 8004692:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004696:	2b15      	cmp	r3, #21
 8004698:	d8f6      	bhi.n	8004688 <_printf_i+0x28>
 800469a:	a101      	add	r1, pc, #4	; (adr r1, 80046a0 <_printf_i+0x40>)
 800469c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046a0:	080046f9 	.word	0x080046f9
 80046a4:	0800470d 	.word	0x0800470d
 80046a8:	08004689 	.word	0x08004689
 80046ac:	08004689 	.word	0x08004689
 80046b0:	08004689 	.word	0x08004689
 80046b4:	08004689 	.word	0x08004689
 80046b8:	0800470d 	.word	0x0800470d
 80046bc:	08004689 	.word	0x08004689
 80046c0:	08004689 	.word	0x08004689
 80046c4:	08004689 	.word	0x08004689
 80046c8:	08004689 	.word	0x08004689
 80046cc:	08004811 	.word	0x08004811
 80046d0:	08004739 	.word	0x08004739
 80046d4:	080047cb 	.word	0x080047cb
 80046d8:	08004689 	.word	0x08004689
 80046dc:	08004689 	.word	0x08004689
 80046e0:	08004833 	.word	0x08004833
 80046e4:	08004689 	.word	0x08004689
 80046e8:	08004739 	.word	0x08004739
 80046ec:	08004689 	.word	0x08004689
 80046f0:	08004689 	.word	0x08004689
 80046f4:	080047d3 	.word	0x080047d3
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	1d1a      	adds	r2, r3, #4
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	602a      	str	r2, [r5, #0]
 8004700:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004704:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004708:	2301      	movs	r3, #1
 800470a:	e09f      	b.n	800484c <_printf_i+0x1ec>
 800470c:	6820      	ldr	r0, [r4, #0]
 800470e:	682b      	ldr	r3, [r5, #0]
 8004710:	0607      	lsls	r7, r0, #24
 8004712:	f103 0104 	add.w	r1, r3, #4
 8004716:	6029      	str	r1, [r5, #0]
 8004718:	d501      	bpl.n	800471e <_printf_i+0xbe>
 800471a:	681e      	ldr	r6, [r3, #0]
 800471c:	e003      	b.n	8004726 <_printf_i+0xc6>
 800471e:	0646      	lsls	r6, r0, #25
 8004720:	d5fb      	bpl.n	800471a <_printf_i+0xba>
 8004722:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004726:	2e00      	cmp	r6, #0
 8004728:	da03      	bge.n	8004732 <_printf_i+0xd2>
 800472a:	232d      	movs	r3, #45	; 0x2d
 800472c:	4276      	negs	r6, r6
 800472e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004732:	485a      	ldr	r0, [pc, #360]	; (800489c <_printf_i+0x23c>)
 8004734:	230a      	movs	r3, #10
 8004736:	e012      	b.n	800475e <_printf_i+0xfe>
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	6820      	ldr	r0, [r4, #0]
 800473c:	1d19      	adds	r1, r3, #4
 800473e:	6029      	str	r1, [r5, #0]
 8004740:	0605      	lsls	r5, r0, #24
 8004742:	d501      	bpl.n	8004748 <_printf_i+0xe8>
 8004744:	681e      	ldr	r6, [r3, #0]
 8004746:	e002      	b.n	800474e <_printf_i+0xee>
 8004748:	0641      	lsls	r1, r0, #25
 800474a:	d5fb      	bpl.n	8004744 <_printf_i+0xe4>
 800474c:	881e      	ldrh	r6, [r3, #0]
 800474e:	4853      	ldr	r0, [pc, #332]	; (800489c <_printf_i+0x23c>)
 8004750:	2f6f      	cmp	r7, #111	; 0x6f
 8004752:	bf0c      	ite	eq
 8004754:	2308      	moveq	r3, #8
 8004756:	230a      	movne	r3, #10
 8004758:	2100      	movs	r1, #0
 800475a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800475e:	6865      	ldr	r5, [r4, #4]
 8004760:	60a5      	str	r5, [r4, #8]
 8004762:	2d00      	cmp	r5, #0
 8004764:	bfa2      	ittt	ge
 8004766:	6821      	ldrge	r1, [r4, #0]
 8004768:	f021 0104 	bicge.w	r1, r1, #4
 800476c:	6021      	strge	r1, [r4, #0]
 800476e:	b90e      	cbnz	r6, 8004774 <_printf_i+0x114>
 8004770:	2d00      	cmp	r5, #0
 8004772:	d04b      	beq.n	800480c <_printf_i+0x1ac>
 8004774:	4615      	mov	r5, r2
 8004776:	fbb6 f1f3 	udiv	r1, r6, r3
 800477a:	fb03 6711 	mls	r7, r3, r1, r6
 800477e:	5dc7      	ldrb	r7, [r0, r7]
 8004780:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004784:	4637      	mov	r7, r6
 8004786:	42bb      	cmp	r3, r7
 8004788:	460e      	mov	r6, r1
 800478a:	d9f4      	bls.n	8004776 <_printf_i+0x116>
 800478c:	2b08      	cmp	r3, #8
 800478e:	d10b      	bne.n	80047a8 <_printf_i+0x148>
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	07de      	lsls	r6, r3, #31
 8004794:	d508      	bpl.n	80047a8 <_printf_i+0x148>
 8004796:	6923      	ldr	r3, [r4, #16]
 8004798:	6861      	ldr	r1, [r4, #4]
 800479a:	4299      	cmp	r1, r3
 800479c:	bfde      	ittt	le
 800479e:	2330      	movle	r3, #48	; 0x30
 80047a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047a8:	1b52      	subs	r2, r2, r5
 80047aa:	6122      	str	r2, [r4, #16]
 80047ac:	f8cd a000 	str.w	sl, [sp]
 80047b0:	464b      	mov	r3, r9
 80047b2:	aa03      	add	r2, sp, #12
 80047b4:	4621      	mov	r1, r4
 80047b6:	4640      	mov	r0, r8
 80047b8:	f7ff fee4 	bl	8004584 <_printf_common>
 80047bc:	3001      	adds	r0, #1
 80047be:	d14a      	bne.n	8004856 <_printf_i+0x1f6>
 80047c0:	f04f 30ff 	mov.w	r0, #4294967295
 80047c4:	b004      	add	sp, #16
 80047c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	f043 0320 	orr.w	r3, r3, #32
 80047d0:	6023      	str	r3, [r4, #0]
 80047d2:	4833      	ldr	r0, [pc, #204]	; (80048a0 <_printf_i+0x240>)
 80047d4:	2778      	movs	r7, #120	; 0x78
 80047d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80047da:	6823      	ldr	r3, [r4, #0]
 80047dc:	6829      	ldr	r1, [r5, #0]
 80047de:	061f      	lsls	r7, r3, #24
 80047e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80047e4:	d402      	bmi.n	80047ec <_printf_i+0x18c>
 80047e6:	065f      	lsls	r7, r3, #25
 80047e8:	bf48      	it	mi
 80047ea:	b2b6      	uxthmi	r6, r6
 80047ec:	07df      	lsls	r7, r3, #31
 80047ee:	bf48      	it	mi
 80047f0:	f043 0320 	orrmi.w	r3, r3, #32
 80047f4:	6029      	str	r1, [r5, #0]
 80047f6:	bf48      	it	mi
 80047f8:	6023      	strmi	r3, [r4, #0]
 80047fa:	b91e      	cbnz	r6, 8004804 <_printf_i+0x1a4>
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	f023 0320 	bic.w	r3, r3, #32
 8004802:	6023      	str	r3, [r4, #0]
 8004804:	2310      	movs	r3, #16
 8004806:	e7a7      	b.n	8004758 <_printf_i+0xf8>
 8004808:	4824      	ldr	r0, [pc, #144]	; (800489c <_printf_i+0x23c>)
 800480a:	e7e4      	b.n	80047d6 <_printf_i+0x176>
 800480c:	4615      	mov	r5, r2
 800480e:	e7bd      	b.n	800478c <_printf_i+0x12c>
 8004810:	682b      	ldr	r3, [r5, #0]
 8004812:	6826      	ldr	r6, [r4, #0]
 8004814:	6961      	ldr	r1, [r4, #20]
 8004816:	1d18      	adds	r0, r3, #4
 8004818:	6028      	str	r0, [r5, #0]
 800481a:	0635      	lsls	r5, r6, #24
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	d501      	bpl.n	8004824 <_printf_i+0x1c4>
 8004820:	6019      	str	r1, [r3, #0]
 8004822:	e002      	b.n	800482a <_printf_i+0x1ca>
 8004824:	0670      	lsls	r0, r6, #25
 8004826:	d5fb      	bpl.n	8004820 <_printf_i+0x1c0>
 8004828:	8019      	strh	r1, [r3, #0]
 800482a:	2300      	movs	r3, #0
 800482c:	6123      	str	r3, [r4, #16]
 800482e:	4615      	mov	r5, r2
 8004830:	e7bc      	b.n	80047ac <_printf_i+0x14c>
 8004832:	682b      	ldr	r3, [r5, #0]
 8004834:	1d1a      	adds	r2, r3, #4
 8004836:	602a      	str	r2, [r5, #0]
 8004838:	681d      	ldr	r5, [r3, #0]
 800483a:	6862      	ldr	r2, [r4, #4]
 800483c:	2100      	movs	r1, #0
 800483e:	4628      	mov	r0, r5
 8004840:	f7fb fcce 	bl	80001e0 <memchr>
 8004844:	b108      	cbz	r0, 800484a <_printf_i+0x1ea>
 8004846:	1b40      	subs	r0, r0, r5
 8004848:	6060      	str	r0, [r4, #4]
 800484a:	6863      	ldr	r3, [r4, #4]
 800484c:	6123      	str	r3, [r4, #16]
 800484e:	2300      	movs	r3, #0
 8004850:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004854:	e7aa      	b.n	80047ac <_printf_i+0x14c>
 8004856:	6923      	ldr	r3, [r4, #16]
 8004858:	462a      	mov	r2, r5
 800485a:	4649      	mov	r1, r9
 800485c:	4640      	mov	r0, r8
 800485e:	47d0      	blx	sl
 8004860:	3001      	adds	r0, #1
 8004862:	d0ad      	beq.n	80047c0 <_printf_i+0x160>
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	079b      	lsls	r3, r3, #30
 8004868:	d413      	bmi.n	8004892 <_printf_i+0x232>
 800486a:	68e0      	ldr	r0, [r4, #12]
 800486c:	9b03      	ldr	r3, [sp, #12]
 800486e:	4298      	cmp	r0, r3
 8004870:	bfb8      	it	lt
 8004872:	4618      	movlt	r0, r3
 8004874:	e7a6      	b.n	80047c4 <_printf_i+0x164>
 8004876:	2301      	movs	r3, #1
 8004878:	4632      	mov	r2, r6
 800487a:	4649      	mov	r1, r9
 800487c:	4640      	mov	r0, r8
 800487e:	47d0      	blx	sl
 8004880:	3001      	adds	r0, #1
 8004882:	d09d      	beq.n	80047c0 <_printf_i+0x160>
 8004884:	3501      	adds	r5, #1
 8004886:	68e3      	ldr	r3, [r4, #12]
 8004888:	9903      	ldr	r1, [sp, #12]
 800488a:	1a5b      	subs	r3, r3, r1
 800488c:	42ab      	cmp	r3, r5
 800488e:	dcf2      	bgt.n	8004876 <_printf_i+0x216>
 8004890:	e7eb      	b.n	800486a <_printf_i+0x20a>
 8004892:	2500      	movs	r5, #0
 8004894:	f104 0619 	add.w	r6, r4, #25
 8004898:	e7f5      	b.n	8004886 <_printf_i+0x226>
 800489a:	bf00      	nop
 800489c:	08004ca5 	.word	0x08004ca5
 80048a0:	08004cb6 	.word	0x08004cb6

080048a4 <__sflush_r>:
 80048a4:	898a      	ldrh	r2, [r1, #12]
 80048a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048aa:	4605      	mov	r5, r0
 80048ac:	0710      	lsls	r0, r2, #28
 80048ae:	460c      	mov	r4, r1
 80048b0:	d458      	bmi.n	8004964 <__sflush_r+0xc0>
 80048b2:	684b      	ldr	r3, [r1, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	dc05      	bgt.n	80048c4 <__sflush_r+0x20>
 80048b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	dc02      	bgt.n	80048c4 <__sflush_r+0x20>
 80048be:	2000      	movs	r0, #0
 80048c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048c6:	2e00      	cmp	r6, #0
 80048c8:	d0f9      	beq.n	80048be <__sflush_r+0x1a>
 80048ca:	2300      	movs	r3, #0
 80048cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80048d0:	682f      	ldr	r7, [r5, #0]
 80048d2:	6a21      	ldr	r1, [r4, #32]
 80048d4:	602b      	str	r3, [r5, #0]
 80048d6:	d032      	beq.n	800493e <__sflush_r+0x9a>
 80048d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80048da:	89a3      	ldrh	r3, [r4, #12]
 80048dc:	075a      	lsls	r2, r3, #29
 80048de:	d505      	bpl.n	80048ec <__sflush_r+0x48>
 80048e0:	6863      	ldr	r3, [r4, #4]
 80048e2:	1ac0      	subs	r0, r0, r3
 80048e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80048e6:	b10b      	cbz	r3, 80048ec <__sflush_r+0x48>
 80048e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048ea:	1ac0      	subs	r0, r0, r3
 80048ec:	2300      	movs	r3, #0
 80048ee:	4602      	mov	r2, r0
 80048f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048f2:	6a21      	ldr	r1, [r4, #32]
 80048f4:	4628      	mov	r0, r5
 80048f6:	47b0      	blx	r6
 80048f8:	1c43      	adds	r3, r0, #1
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	d106      	bne.n	800490c <__sflush_r+0x68>
 80048fe:	6829      	ldr	r1, [r5, #0]
 8004900:	291d      	cmp	r1, #29
 8004902:	d82b      	bhi.n	800495c <__sflush_r+0xb8>
 8004904:	4a29      	ldr	r2, [pc, #164]	; (80049ac <__sflush_r+0x108>)
 8004906:	410a      	asrs	r2, r1
 8004908:	07d6      	lsls	r6, r2, #31
 800490a:	d427      	bmi.n	800495c <__sflush_r+0xb8>
 800490c:	2200      	movs	r2, #0
 800490e:	6062      	str	r2, [r4, #4]
 8004910:	04d9      	lsls	r1, r3, #19
 8004912:	6922      	ldr	r2, [r4, #16]
 8004914:	6022      	str	r2, [r4, #0]
 8004916:	d504      	bpl.n	8004922 <__sflush_r+0x7e>
 8004918:	1c42      	adds	r2, r0, #1
 800491a:	d101      	bne.n	8004920 <__sflush_r+0x7c>
 800491c:	682b      	ldr	r3, [r5, #0]
 800491e:	b903      	cbnz	r3, 8004922 <__sflush_r+0x7e>
 8004920:	6560      	str	r0, [r4, #84]	; 0x54
 8004922:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004924:	602f      	str	r7, [r5, #0]
 8004926:	2900      	cmp	r1, #0
 8004928:	d0c9      	beq.n	80048be <__sflush_r+0x1a>
 800492a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800492e:	4299      	cmp	r1, r3
 8004930:	d002      	beq.n	8004938 <__sflush_r+0x94>
 8004932:	4628      	mov	r0, r5
 8004934:	f7ff fa92 	bl	8003e5c <_free_r>
 8004938:	2000      	movs	r0, #0
 800493a:	6360      	str	r0, [r4, #52]	; 0x34
 800493c:	e7c0      	b.n	80048c0 <__sflush_r+0x1c>
 800493e:	2301      	movs	r3, #1
 8004940:	4628      	mov	r0, r5
 8004942:	47b0      	blx	r6
 8004944:	1c41      	adds	r1, r0, #1
 8004946:	d1c8      	bne.n	80048da <__sflush_r+0x36>
 8004948:	682b      	ldr	r3, [r5, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0c5      	beq.n	80048da <__sflush_r+0x36>
 800494e:	2b1d      	cmp	r3, #29
 8004950:	d001      	beq.n	8004956 <__sflush_r+0xb2>
 8004952:	2b16      	cmp	r3, #22
 8004954:	d101      	bne.n	800495a <__sflush_r+0xb6>
 8004956:	602f      	str	r7, [r5, #0]
 8004958:	e7b1      	b.n	80048be <__sflush_r+0x1a>
 800495a:	89a3      	ldrh	r3, [r4, #12]
 800495c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004960:	81a3      	strh	r3, [r4, #12]
 8004962:	e7ad      	b.n	80048c0 <__sflush_r+0x1c>
 8004964:	690f      	ldr	r7, [r1, #16]
 8004966:	2f00      	cmp	r7, #0
 8004968:	d0a9      	beq.n	80048be <__sflush_r+0x1a>
 800496a:	0793      	lsls	r3, r2, #30
 800496c:	680e      	ldr	r6, [r1, #0]
 800496e:	bf08      	it	eq
 8004970:	694b      	ldreq	r3, [r1, #20]
 8004972:	600f      	str	r7, [r1, #0]
 8004974:	bf18      	it	ne
 8004976:	2300      	movne	r3, #0
 8004978:	eba6 0807 	sub.w	r8, r6, r7
 800497c:	608b      	str	r3, [r1, #8]
 800497e:	f1b8 0f00 	cmp.w	r8, #0
 8004982:	dd9c      	ble.n	80048be <__sflush_r+0x1a>
 8004984:	6a21      	ldr	r1, [r4, #32]
 8004986:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004988:	4643      	mov	r3, r8
 800498a:	463a      	mov	r2, r7
 800498c:	4628      	mov	r0, r5
 800498e:	47b0      	blx	r6
 8004990:	2800      	cmp	r0, #0
 8004992:	dc06      	bgt.n	80049a2 <__sflush_r+0xfe>
 8004994:	89a3      	ldrh	r3, [r4, #12]
 8004996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800499a:	81a3      	strh	r3, [r4, #12]
 800499c:	f04f 30ff 	mov.w	r0, #4294967295
 80049a0:	e78e      	b.n	80048c0 <__sflush_r+0x1c>
 80049a2:	4407      	add	r7, r0
 80049a4:	eba8 0800 	sub.w	r8, r8, r0
 80049a8:	e7e9      	b.n	800497e <__sflush_r+0xda>
 80049aa:	bf00      	nop
 80049ac:	dfbffffe 	.word	0xdfbffffe

080049b0 <_fflush_r>:
 80049b0:	b538      	push	{r3, r4, r5, lr}
 80049b2:	690b      	ldr	r3, [r1, #16]
 80049b4:	4605      	mov	r5, r0
 80049b6:	460c      	mov	r4, r1
 80049b8:	b913      	cbnz	r3, 80049c0 <_fflush_r+0x10>
 80049ba:	2500      	movs	r5, #0
 80049bc:	4628      	mov	r0, r5
 80049be:	bd38      	pop	{r3, r4, r5, pc}
 80049c0:	b118      	cbz	r0, 80049ca <_fflush_r+0x1a>
 80049c2:	6a03      	ldr	r3, [r0, #32]
 80049c4:	b90b      	cbnz	r3, 80049ca <_fflush_r+0x1a>
 80049c6:	f7ff f831 	bl	8003a2c <__sinit>
 80049ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d0f3      	beq.n	80049ba <_fflush_r+0xa>
 80049d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80049d4:	07d0      	lsls	r0, r2, #31
 80049d6:	d404      	bmi.n	80049e2 <_fflush_r+0x32>
 80049d8:	0599      	lsls	r1, r3, #22
 80049da:	d402      	bmi.n	80049e2 <_fflush_r+0x32>
 80049dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049de:	f7ff fa3a 	bl	8003e56 <__retarget_lock_acquire_recursive>
 80049e2:	4628      	mov	r0, r5
 80049e4:	4621      	mov	r1, r4
 80049e6:	f7ff ff5d 	bl	80048a4 <__sflush_r>
 80049ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049ec:	07da      	lsls	r2, r3, #31
 80049ee:	4605      	mov	r5, r0
 80049f0:	d4e4      	bmi.n	80049bc <_fflush_r+0xc>
 80049f2:	89a3      	ldrh	r3, [r4, #12]
 80049f4:	059b      	lsls	r3, r3, #22
 80049f6:	d4e1      	bmi.n	80049bc <_fflush_r+0xc>
 80049f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049fa:	f7ff fa2d 	bl	8003e58 <__retarget_lock_release_recursive>
 80049fe:	e7dd      	b.n	80049bc <_fflush_r+0xc>

08004a00 <__swhatbuf_r>:
 8004a00:	b570      	push	{r4, r5, r6, lr}
 8004a02:	460c      	mov	r4, r1
 8004a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a08:	2900      	cmp	r1, #0
 8004a0a:	b096      	sub	sp, #88	; 0x58
 8004a0c:	4615      	mov	r5, r2
 8004a0e:	461e      	mov	r6, r3
 8004a10:	da0d      	bge.n	8004a2e <__swhatbuf_r+0x2e>
 8004a12:	89a3      	ldrh	r3, [r4, #12]
 8004a14:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004a18:	f04f 0100 	mov.w	r1, #0
 8004a1c:	bf0c      	ite	eq
 8004a1e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004a22:	2340      	movne	r3, #64	; 0x40
 8004a24:	2000      	movs	r0, #0
 8004a26:	6031      	str	r1, [r6, #0]
 8004a28:	602b      	str	r3, [r5, #0]
 8004a2a:	b016      	add	sp, #88	; 0x58
 8004a2c:	bd70      	pop	{r4, r5, r6, pc}
 8004a2e:	466a      	mov	r2, sp
 8004a30:	f000 f862 	bl	8004af8 <_fstat_r>
 8004a34:	2800      	cmp	r0, #0
 8004a36:	dbec      	blt.n	8004a12 <__swhatbuf_r+0x12>
 8004a38:	9901      	ldr	r1, [sp, #4]
 8004a3a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004a3e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004a42:	4259      	negs	r1, r3
 8004a44:	4159      	adcs	r1, r3
 8004a46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a4a:	e7eb      	b.n	8004a24 <__swhatbuf_r+0x24>

08004a4c <__smakebuf_r>:
 8004a4c:	898b      	ldrh	r3, [r1, #12]
 8004a4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a50:	079d      	lsls	r5, r3, #30
 8004a52:	4606      	mov	r6, r0
 8004a54:	460c      	mov	r4, r1
 8004a56:	d507      	bpl.n	8004a68 <__smakebuf_r+0x1c>
 8004a58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004a5c:	6023      	str	r3, [r4, #0]
 8004a5e:	6123      	str	r3, [r4, #16]
 8004a60:	2301      	movs	r3, #1
 8004a62:	6163      	str	r3, [r4, #20]
 8004a64:	b002      	add	sp, #8
 8004a66:	bd70      	pop	{r4, r5, r6, pc}
 8004a68:	ab01      	add	r3, sp, #4
 8004a6a:	466a      	mov	r2, sp
 8004a6c:	f7ff ffc8 	bl	8004a00 <__swhatbuf_r>
 8004a70:	9900      	ldr	r1, [sp, #0]
 8004a72:	4605      	mov	r5, r0
 8004a74:	4630      	mov	r0, r6
 8004a76:	f7ff fa5d 	bl	8003f34 <_malloc_r>
 8004a7a:	b948      	cbnz	r0, 8004a90 <__smakebuf_r+0x44>
 8004a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a80:	059a      	lsls	r2, r3, #22
 8004a82:	d4ef      	bmi.n	8004a64 <__smakebuf_r+0x18>
 8004a84:	f023 0303 	bic.w	r3, r3, #3
 8004a88:	f043 0302 	orr.w	r3, r3, #2
 8004a8c:	81a3      	strh	r3, [r4, #12]
 8004a8e:	e7e3      	b.n	8004a58 <__smakebuf_r+0xc>
 8004a90:	89a3      	ldrh	r3, [r4, #12]
 8004a92:	6020      	str	r0, [r4, #0]
 8004a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a98:	81a3      	strh	r3, [r4, #12]
 8004a9a:	9b00      	ldr	r3, [sp, #0]
 8004a9c:	6163      	str	r3, [r4, #20]
 8004a9e:	9b01      	ldr	r3, [sp, #4]
 8004aa0:	6120      	str	r0, [r4, #16]
 8004aa2:	b15b      	cbz	r3, 8004abc <__smakebuf_r+0x70>
 8004aa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	f000 f837 	bl	8004b1c <_isatty_r>
 8004aae:	b128      	cbz	r0, 8004abc <__smakebuf_r+0x70>
 8004ab0:	89a3      	ldrh	r3, [r4, #12]
 8004ab2:	f023 0303 	bic.w	r3, r3, #3
 8004ab6:	f043 0301 	orr.w	r3, r3, #1
 8004aba:	81a3      	strh	r3, [r4, #12]
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	431d      	orrs	r5, r3
 8004ac0:	81a5      	strh	r5, [r4, #12]
 8004ac2:	e7cf      	b.n	8004a64 <__smakebuf_r+0x18>

08004ac4 <memmove>:
 8004ac4:	4288      	cmp	r0, r1
 8004ac6:	b510      	push	{r4, lr}
 8004ac8:	eb01 0402 	add.w	r4, r1, r2
 8004acc:	d902      	bls.n	8004ad4 <memmove+0x10>
 8004ace:	4284      	cmp	r4, r0
 8004ad0:	4623      	mov	r3, r4
 8004ad2:	d807      	bhi.n	8004ae4 <memmove+0x20>
 8004ad4:	1e43      	subs	r3, r0, #1
 8004ad6:	42a1      	cmp	r1, r4
 8004ad8:	d008      	beq.n	8004aec <memmove+0x28>
 8004ada:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ade:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ae2:	e7f8      	b.n	8004ad6 <memmove+0x12>
 8004ae4:	4402      	add	r2, r0
 8004ae6:	4601      	mov	r1, r0
 8004ae8:	428a      	cmp	r2, r1
 8004aea:	d100      	bne.n	8004aee <memmove+0x2a>
 8004aec:	bd10      	pop	{r4, pc}
 8004aee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004af2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004af6:	e7f7      	b.n	8004ae8 <memmove+0x24>

08004af8 <_fstat_r>:
 8004af8:	b538      	push	{r3, r4, r5, lr}
 8004afa:	4d07      	ldr	r5, [pc, #28]	; (8004b18 <_fstat_r+0x20>)
 8004afc:	2300      	movs	r3, #0
 8004afe:	4604      	mov	r4, r0
 8004b00:	4608      	mov	r0, r1
 8004b02:	4611      	mov	r1, r2
 8004b04:	602b      	str	r3, [r5, #0]
 8004b06:	f7fc f950 	bl	8000daa <_fstat>
 8004b0a:	1c43      	adds	r3, r0, #1
 8004b0c:	d102      	bne.n	8004b14 <_fstat_r+0x1c>
 8004b0e:	682b      	ldr	r3, [r5, #0]
 8004b10:	b103      	cbz	r3, 8004b14 <_fstat_r+0x1c>
 8004b12:	6023      	str	r3, [r4, #0]
 8004b14:	bd38      	pop	{r3, r4, r5, pc}
 8004b16:	bf00      	nop
 8004b18:	200002ac 	.word	0x200002ac

08004b1c <_isatty_r>:
 8004b1c:	b538      	push	{r3, r4, r5, lr}
 8004b1e:	4d06      	ldr	r5, [pc, #24]	; (8004b38 <_isatty_r+0x1c>)
 8004b20:	2300      	movs	r3, #0
 8004b22:	4604      	mov	r4, r0
 8004b24:	4608      	mov	r0, r1
 8004b26:	602b      	str	r3, [r5, #0]
 8004b28:	f7fc f94f 	bl	8000dca <_isatty>
 8004b2c:	1c43      	adds	r3, r0, #1
 8004b2e:	d102      	bne.n	8004b36 <_isatty_r+0x1a>
 8004b30:	682b      	ldr	r3, [r5, #0]
 8004b32:	b103      	cbz	r3, 8004b36 <_isatty_r+0x1a>
 8004b34:	6023      	str	r3, [r4, #0]
 8004b36:	bd38      	pop	{r3, r4, r5, pc}
 8004b38:	200002ac 	.word	0x200002ac

08004b3c <_sbrk_r>:
 8004b3c:	b538      	push	{r3, r4, r5, lr}
 8004b3e:	4d06      	ldr	r5, [pc, #24]	; (8004b58 <_sbrk_r+0x1c>)
 8004b40:	2300      	movs	r3, #0
 8004b42:	4604      	mov	r4, r0
 8004b44:	4608      	mov	r0, r1
 8004b46:	602b      	str	r3, [r5, #0]
 8004b48:	f7fc f958 	bl	8000dfc <_sbrk>
 8004b4c:	1c43      	adds	r3, r0, #1
 8004b4e:	d102      	bne.n	8004b56 <_sbrk_r+0x1a>
 8004b50:	682b      	ldr	r3, [r5, #0]
 8004b52:	b103      	cbz	r3, 8004b56 <_sbrk_r+0x1a>
 8004b54:	6023      	str	r3, [r4, #0]
 8004b56:	bd38      	pop	{r3, r4, r5, pc}
 8004b58:	200002ac 	.word	0x200002ac

08004b5c <memcpy>:
 8004b5c:	440a      	add	r2, r1
 8004b5e:	4291      	cmp	r1, r2
 8004b60:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b64:	d100      	bne.n	8004b68 <memcpy+0xc>
 8004b66:	4770      	bx	lr
 8004b68:	b510      	push	{r4, lr}
 8004b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b72:	4291      	cmp	r1, r2
 8004b74:	d1f9      	bne.n	8004b6a <memcpy+0xe>
 8004b76:	bd10      	pop	{r4, pc}

08004b78 <_realloc_r>:
 8004b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b7c:	4680      	mov	r8, r0
 8004b7e:	4614      	mov	r4, r2
 8004b80:	460e      	mov	r6, r1
 8004b82:	b921      	cbnz	r1, 8004b8e <_realloc_r+0x16>
 8004b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b88:	4611      	mov	r1, r2
 8004b8a:	f7ff b9d3 	b.w	8003f34 <_malloc_r>
 8004b8e:	b92a      	cbnz	r2, 8004b9c <_realloc_r+0x24>
 8004b90:	f7ff f964 	bl	8003e5c <_free_r>
 8004b94:	4625      	mov	r5, r4
 8004b96:	4628      	mov	r0, r5
 8004b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b9c:	f000 f81b 	bl	8004bd6 <_malloc_usable_size_r>
 8004ba0:	4284      	cmp	r4, r0
 8004ba2:	4607      	mov	r7, r0
 8004ba4:	d802      	bhi.n	8004bac <_realloc_r+0x34>
 8004ba6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004baa:	d812      	bhi.n	8004bd2 <_realloc_r+0x5a>
 8004bac:	4621      	mov	r1, r4
 8004bae:	4640      	mov	r0, r8
 8004bb0:	f7ff f9c0 	bl	8003f34 <_malloc_r>
 8004bb4:	4605      	mov	r5, r0
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	d0ed      	beq.n	8004b96 <_realloc_r+0x1e>
 8004bba:	42bc      	cmp	r4, r7
 8004bbc:	4622      	mov	r2, r4
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	bf28      	it	cs
 8004bc2:	463a      	movcs	r2, r7
 8004bc4:	f7ff ffca 	bl	8004b5c <memcpy>
 8004bc8:	4631      	mov	r1, r6
 8004bca:	4640      	mov	r0, r8
 8004bcc:	f7ff f946 	bl	8003e5c <_free_r>
 8004bd0:	e7e1      	b.n	8004b96 <_realloc_r+0x1e>
 8004bd2:	4635      	mov	r5, r6
 8004bd4:	e7df      	b.n	8004b96 <_realloc_r+0x1e>

08004bd6 <_malloc_usable_size_r>:
 8004bd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bda:	1f18      	subs	r0, r3, #4
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bfbc      	itt	lt
 8004be0:	580b      	ldrlt	r3, [r1, r0]
 8004be2:	18c0      	addlt	r0, r0, r3
 8004be4:	4770      	bx	lr
	...

08004be8 <_init>:
 8004be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bea:	bf00      	nop
 8004bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bee:	bc08      	pop	{r3}
 8004bf0:	469e      	mov	lr, r3
 8004bf2:	4770      	bx	lr

08004bf4 <_fini>:
 8004bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bf6:	bf00      	nop
 8004bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bfa:	bc08      	pop	{r3}
 8004bfc:	469e      	mov	lr, r3
 8004bfe:	4770      	bx	lr
