Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 31 16:44:08 2020
| Host         : DESKTOP-JPHN0MJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 68 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.751        0.000                      0                    2           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          5.751        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.751ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 B[0]
                            (input port)
  Destination:            ALUout[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.249ns  (logic 5.994ns (42.068%)  route 8.255ns (57.932%))
  Logic Levels:           14  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  B_IBUF[0]_inst/O
                         net (fo=4, routed)           2.043     2.978    B_IBUF[0]
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  ALUout_OBUF[0]_inst_i_43/O
                         net (fo=1, routed)           0.572     3.674    p_0_in[0]
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.254 r  ALUout_OBUF[0]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.254    ALUout_OBUF[0]_inst_i_38_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.368 r  ALUout_OBUF[0]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.368    ALUout_OBUF[0]_inst_i_33_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.482 r  ALUout_OBUF[0]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.482    ALUout_OBUF[0]_inst_i_28_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.596 r  ALUout_OBUF[0]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.596    ALUout_OBUF[0]_inst_i_23_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.710 r  ALUout_OBUF[0]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.710    ALUout_OBUF[0]_inst_i_18_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.824 r  ALUout_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.824    ALUout_OBUF[0]_inst_i_13_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.938 r  ALUout_OBUF[0]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.009     4.947    ALUout_OBUF[0]_inst_i_9_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.281 r  ALUout_OBUF[0]_inst_i_8/O[1]
                         net (fo=1, routed)           0.411     5.693    Bnew1[30]
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.297     5.990 r  ALUout_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.709     6.699    ALUout_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.326     7.025 r  ALUout_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.584     7.609    ALUout_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.733 r  ALUout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.926    11.658    ALUout_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    14.249 r  ALUout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.249    ALUout[0]
    V7                                                                r  ALUout[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 B[0]
                            (input port)
  Destination:            zero
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.199ns  (logic 6.020ns (49.354%)  route 6.178ns (50.646%))
  Logic Levels:           14  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  B_IBUF[0]_inst/O
                         net (fo=4, routed)           2.043     2.978    B_IBUF[0]
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  ALUout_OBUF[0]_inst_i_43/O
                         net (fo=1, routed)           0.572     3.674    p_0_in[0]
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.254 r  ALUout_OBUF[0]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.254    ALUout_OBUF[0]_inst_i_38_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.368 r  ALUout_OBUF[0]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.368    ALUout_OBUF[0]_inst_i_33_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.482 r  ALUout_OBUF[0]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.482    ALUout_OBUF[0]_inst_i_28_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.596 r  ALUout_OBUF[0]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.596    ALUout_OBUF[0]_inst_i_23_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.710 r  ALUout_OBUF[0]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.710    ALUout_OBUF[0]_inst_i_18_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.824 r  ALUout_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.824    ALUout_OBUF[0]_inst_i_13_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.938 r  ALUout_OBUF[0]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.009     4.947    ALUout_OBUF[0]_inst_i_9_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.281 r  ALUout_OBUF[0]_inst_i_8/O[1]
                         net (fo=1, routed)           0.411     5.693    Bnew1[30]
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.297     5.990 r  ALUout_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.709     6.699    ALUout_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.326     7.025 f  ALUout_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.309     7.334    ALUout_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.458 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.124     9.582    zero_OBUF
    G19                  OBUF (Prop_obuf_I_O)         2.617    12.199 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    12.199    zero
    G19                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  7.801    





