

================================================================
== Vitis HLS Report for 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2'
================================================================
* Date:           Fri Mar 14 16:55:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fully_connected_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_262_2  |        ?|        ?|        20|          7|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 7, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 23 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:261]   --->   Operation 24 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../source/hls.cpp:262]   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 28 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty_8"   --->   Operation 29 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c5_conv_layer1_map_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c5_conv_layer1_map_count_load"   --->   Operation 30 'read' 'c5_conv_layer1_map_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln262 = store i31 0, i31 %j" [../source/hls.cpp:262]   --->   Operation 31 'store' 'store_ln262' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln261 = store i64 0, i64 %sum" [../source/hls.cpp:261]   --->   Operation 32 'store' 'store_ln261' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [../source/hls.cpp:262]   --->   Operation 35 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i31 %j_1" [../source/hls.cpp:262]   --->   Operation 36 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%icmp_ln262 = icmp_slt  i32 %zext_ln262, i32 %c5_conv_layer1_map_count_load_read" [../source/hls.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%add_ln262 = add i31 %j_1, i31 1" [../source/hls.cpp:262]   --->   Operation 38 'add' 'add_ln262' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %icmp_ln262, void %for.inc20.loopexit.exitStub, void %for.inc.split" [../source/hls.cpp:262]   --->   Operation 39 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul" [../source/hls.cpp:264]   --->   Operation 40 'load' 'phi_mul_load' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i31 %j_1" [../source/hls.cpp:262]   --->   Operation 41 'trunc' 'trunc_ln262' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%add_ln264_1 = add i11 %phi_mul_load, i11 %tmp_2" [../source/hls.cpp:264]   --->   Operation 42 'add' 'add_ln264_1' <Predicate = (icmp_ln262)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln264 = add i11 %phi_mul_load, i11 %tmp" [../source/hls.cpp:264]   --->   Operation 43 'add' 'add_ln264' <Predicate = (icmp_ln262)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln262 = store i31 %add_ln262, i31 %j" [../source/hls.cpp:262]   --->   Operation 44 'store' 'store_ln262' <Predicate = (icmp_ln262)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln264 = store i11 %add_ln264_1, i11 %phi_mul" [../source/hls.cpp:264]   --->   Operation 45 'store' 'store_ln264' <Predicate = (icmp_ln262)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln262, i10 0" [../source/hls.cpp:264]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i17 %tmp_1" [../source/hls.cpp:264]   --->   Operation 47 'zext' 'zext_ln264' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%c5_conv_layer2_data_addr = getelementptr i64 %c5_conv_layer2_data, i64 0, i64 %zext_ln264" [../source/hls.cpp:264]   --->   Operation 48 'getelementptr' 'c5_conv_layer2_data_addr' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.98ns)   --->   "%c5_conv_layer2_data_load = load i17 %c5_conv_layer2_data_addr" [../source/hls.cpp:264]   --->   Operation 49 'load' 'c5_conv_layer2_data_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln264_1 = zext i11 %add_ln264" [../source/hls.cpp:264]   --->   Operation 50 'zext' 'zext_ln264_1' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.86ns)   --->   "%mul_ln264 = mul i16 %zext_ln264_1, i16 25" [../source/hls.cpp:264]   --->   Operation 51 'mul' 'mul_ln264' <Predicate = (icmp_ln262)> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 52 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c5_conv_layer2_data_load = load i17 %c5_conv_layer2_data_addr" [../source/hls.cpp:264]   --->   Operation 52 'load' 'c5_conv_layer2_data_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln264_2 = zext i16 %mul_ln264" [../source/hls.cpp:264]   --->   Operation 53 'zext' 'zext_ln264_2' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%output_layer2_W_addr = getelementptr i64 %output_layer2_W, i64 0, i64 %zext_ln264_2" [../source/hls.cpp:264]   --->   Operation 54 'getelementptr' 'output_layer2_W_addr' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.98ns)   --->   "%output_layer2_W_load = load i16 %output_layer2_W_addr" [../source/hls.cpp:264]   --->   Operation 55 'load' 'output_layer2_W_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48000> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 56 [1/2] ( I:2.98ns O:2.98ns )   --->   "%output_layer2_W_load = load i16 %output_layer2_W_addr" [../source/hls.cpp:264]   --->   Operation 56 'load' 'output_layer2_W_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48000> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln264 = bitcast i64 %c5_conv_layer2_data_load" [../source/hls.cpp:264]   --->   Operation 57 'bitcast' 'bitcast_ln264' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln264_1 = bitcast i64 %output_layer2_W_load" [../source/hls.cpp:264]   --->   Operation 58 'bitcast' 'bitcast_ln264_1' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_6 : Operation 59 [8/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 59 'dmul' 'mul' <Predicate = (icmp_ln262)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 60 [7/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 60 'dmul' 'mul' <Predicate = (icmp_ln262)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 61 [6/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 61 'dmul' 'mul' <Predicate = (icmp_ln262)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 62 [5/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 62 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 63 [4/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 63 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 64 [3/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 65 [2/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 65 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 66 [1/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:264]   --->   Operation 67 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 68 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 80 'load' 'sum_load_1' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (!icmp_ln262)> <Delay = 0.38>

State 15 <SV = 14> <Delay = 1.90>
ST_15 : Operation 69 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 69 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 70 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 70 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 71 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 71 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 72 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 72 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 73 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 73 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 74 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 74 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.29>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln261 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:261]   --->   Operation 75 'specpipeline' 'specpipeline_ln261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:262]   --->   Operation 76 'specloopname' 'specloopname_ln262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 77 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln261 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:261]   --->   Operation 78 'store' 'store_ln261' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln262 = br void %for.inc" [../source/hls.cpp:262]   --->   Operation 79 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 31 bit ('j', ../source/hls.cpp:262) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln262', ../source/hls.cpp:262) of constant 0 on local variable 'j', ../source/hls.cpp:262 [15]  (0.387 ns)

 <State 2>: 1.267ns
The critical path consists of the following:
	'load' operation 31 bit ('j', ../source/hls.cpp:262) on local variable 'j', ../source/hls.cpp:262 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln262', ../source/hls.cpp:262) [22]  (0.880 ns)
	'store' operation 0 bit ('store_ln262', ../source/hls.cpp:262) of variable 'add_ln262', ../source/hls.cpp:262 on local variable 'j', ../source/hls.cpp:262 [46]  (0.387 ns)

 <State 3>: 2.983ns
The critical path consists of the following:
	'getelementptr' operation 17 bit ('c5_conv_layer2_data_addr', ../source/hls.cpp:264) [31]  (0.000 ns)
	'load' operation 64 bit ('c5_conv_layer2_data_load', ../source/hls.cpp:264) on array 'c5_conv_layer2_data' [34]  (2.983 ns)

 <State 4>: 2.983ns
The critical path consists of the following:
	'load' operation 64 bit ('c5_conv_layer2_data_load', ../source/hls.cpp:264) on array 'c5_conv_layer2_data' [34]  (2.983 ns)

 <State 5>: 2.983ns
The critical path consists of the following:
	'load' operation 64 bit ('output_layer2_W_load', ../source/hls.cpp:264) on array 'output_layer2_W' [42]  (2.983 ns)

 <State 6>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 7>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 8>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 9>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 10>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 11>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 12>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 13>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:264) [44]  (2.323 ns)

 <State 14>: 1.905ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_load', ../source/hls.cpp:264) on local variable 'sum', ../source/hls.cpp:261 [27]  (0.000 ns)
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 15>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 16>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 18>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 19>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 20>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)

 <State 21>: 2.292ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:264) [45]  (1.905 ns)
	'store' operation 0 bit ('store_ln261', ../source/hls.cpp:261) of variable 'sum', ../source/hls.cpp:264 on local variable 'sum', ../source/hls.cpp:261 [47]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
