git clone --depth 1 --no-tags https://github.com/df8oe/ovi40-rf-ddcduc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278899116
git clone --depth 1 --no-tags https://github.com/collectivertl/risc8_tcoonan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277158051
git clone --depth 1 --no-tags https://github.com/refkxh/BUAA_CO_2019Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275714397
git clone --depth 1 --no-tags https://github.com/dajoariando/UltraSound_HDLv1_2020_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277718635
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.x86_64.linux.2020.06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278091686
git clone --depth 1 --no-tags https://github.com/RenZhou0327/EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276785806
git clone --depth 1 --no-tags https://github.com/tianjin95/MNoC-ReMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278141074
git clone --depth 1 --no-tags https://github.com/RicoWorld/NAND_CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278780508
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/rmii_kintex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275831254
git clone --depth 1 --no-tags https://github.com/pparth27743/8bit-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278076285
git clone --depth 1 --no-tags https://github.com/bulicp/LOBOq2_14bit_1C_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544643
git clone --depth 1 --no-tags https://github.com/bulicp/AHHRE_10bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277541662
git clone --depth 1 --no-tags https://github.com/debtanu09/fpga_counter_spartan6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282260273
git clone --depth 1 --no-tags https://github.com/KanikaGera/Verilog-Implementation-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276918478
git clone --depth 1 --no-tags https://github.com/notjasonl/netgen-analyze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275207325
git clone --depth 1 --no-tags https://github.com/tsubasa123/Mtech-VLSI-Design-Mini-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275804140
git clone --depth 1 --no-tags https://github.com/bulicp/ALM11_SOA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277542846
git clone --depth 1 --no-tags https://github.com/bulicp/ROBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545805
git clone --depth 1 --no-tags https://github.com/dajoariando/ASIC_TX_HDLv2_2018_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280307399
git clone --depth 1 --no-tags https://github.com/Hypnotriod/ep4ce6e22c8n-ws2811-fpga-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281443175
git clone --depth 1 --no-tags https://github.com/sarin20/WS2812b4FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275223047
git clone --depth 1 --no-tags https://github.com/bulicp/DRUM6_16_s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543057
git clone --depth 1 --no-tags https://github.com/Dakshay-S/8-Bit-Processor-in-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283710929
git clone --depth 1 --no-tags https://github.com/broomva/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276942611
git clone --depth 1 --no-tags https://github.com/bulicp/R4ABM2p16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545457
git clone --depth 1 --no-tags https://github.com/Najeeb-Mohammad-Khan/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276583229
git clone --depth 1 --no-tags https://github.com/bulicp/MITCH_TRUNC_W6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544842
git clone --depth 1 --no-tags https://github.com/smanda25/MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280003859
git clone --depth 1 --no-tags https://github.com/Chicha/PCIExpress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277913249
git clone --depth 1 --no-tags https://github.com/Tangent617/VerilogCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277095439
git clone --depth 1 --no-tags https://github.com/Siddharth1101/Digital-Systems-and-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278531171
git clone --depth 1 --no-tags https://github.com/mcjtag/fpga_dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283561312
git clone --depth 1 --no-tags https://github.com/bulicp/a_filter_approx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282021328
git clone --depth 1 --no-tags https://github.com/mfkiwl/Clock-GPS-Sync-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283890287
git clone --depth 1 --no-tags https://github.com/Shyeem/Verilog-Codes-Sequential-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277307679
git clone --depth 1 --no-tags https://github.com/Talisman000/kappa3_light2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281610834
git clone --depth 1 --no-tags https://github.com/leo-lihazel/Digital-Control-Part.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283210180
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282280359
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282280602
git clone --depth 1 --no-tags https://github.com/rbarzic/platform_nangate45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280111632
git clone --depth 1 --no-tags https://github.com/jacky860226/buffer_and_splitter_insertion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283094994
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw4_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543623
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543768
git clone --depth 1 --no-tags https://github.com/KevinLikesDringCoffe/FPGA-AES-encryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280150541
git clone --depth 1 --no-tags https://github.com/standardsemiconductor/VELDT-blinker-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279062125
git clone --depth 1 --no-tags https://github.com/Wenator04/VE370-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278146639
git clone --depth 1 --no-tags https://github.com/debtanu09/des_crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279292980
git clone --depth 1 --no-tags https://github.com/bulicp/MITCH_TRUNC_W8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544953
git clone --depth 1 --no-tags https://github.com/ngoductuanlhp/lsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282182880
git clone --depth 1 --no-tags https://github.com/austinjonathan1/TrafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282038830
git clone --depth 1 --no-tags https://github.com/futuretech6/Org2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278378286
git clone --depth 1 --no-tags https://github.com/dixilo/axi_sitcp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283137723
git clone --depth 1 --no-tags https://github.com/Efinix-Inc/ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282089999
git clone --depth 1 --no-tags https://github.com/y1ny/color_reconginze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282635728
git clone --depth 1 --no-tags https://github.com/Senbon-Sakura/SparseCNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275520769
git clone --depth 1 --no-tags https://github.com/tanvir-jewel/CMOS_Circuits_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281192835
git clone --depth 1 --no-tags https://github.com/YousufMoiz/Pipelined-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281360908
git clone --depth 1 --no-tags https://github.com/hamsboy/UW-AES-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277460688
git clone --depth 1 --no-tags https://github.com/bulicp/rad4_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545621
git clone --depth 1 --no-tags https://github.com/taleman1997/Digital_lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282168195
git clone --depth 1 --no-tags https://github.com/gx14ac/transistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279278326
git clone --depth 1 --no-tags https://github.com/yang-mingyang/MIPS-54-Dynamic-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280313933
git clone --depth 1 --no-tags https://github.com/MonostableLSD/Thermal-imaging-simple-gesture-recognition-on-SEA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283192353
git clone --depth 1 --no-tags https://github.com/mcjtag/fpga_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278894077
git clone --depth 1 --no-tags https://github.com/kadirhzrc/single-cycle-datapath-with-complex-instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282474831
git clone --depth 1 --no-tags https://github.com/vtsal/NewHope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279686034
git clone --depth 1 --no-tags https://github.com/XU-99/ONE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280430569
git clone --depth 1 --no-tags https://github.com/chinmay-khartadkar/VSD-Static-Timing-analysis-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278312659
git clone --depth 1 --no-tags https://github.com/ferhatsirin/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275398281
git clone --depth 1 --no-tags https://github.com/akilystic/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276834038
git clone --depth 1 --no-tags https://github.com/clairelin23/Computer-System-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277636300
git clone --depth 1 --no-tags https://github.com/saurabh-ctrl/Verilog_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277748423
git clone --depth 1 --no-tags https://github.com/tsubasa123/Design-of-dual-port-SRAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275807342
git clone --depth 1 --no-tags https://github.com/Narixius/mips-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277923833
git clone --depth 1 --no-tags https://github.com/aniket0511/Asynchronous-FIFO-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283034945
git clone --depth 1 --no-tags https://github.com/franklinthony/food-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278686648
git clone --depth 1 --no-tags https://github.com/TomHuangsrc/FECON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279822267
git clone --depth 1 --no-tags https://github.com/QuickLogic-Corp/s3-gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281754994
git clone --depth 1 --no-tags https://github.com/bulicp/LOBOq2_12bit_1C_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544552
git clone --depth 1 --no-tags https://github.com/bulicp/R4ABM1p14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545121
git clone --depth 1 --no-tags https://github.com/bulicp/rad4_exact_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545727
git clone --depth 1 --no-tags https://github.com/alexazon/verilog_gtkwave_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280409190
git clone --depth 1 --no-tags https://github.com/SYangChen/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280196933
git clone --depth 1 --no-tags https://github.com/mtahna/hdl_ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281918157
git clone --depth 1 --no-tags https://github.com/liyg1998/LDPC-encode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276847269
git clone --depth 1 --no-tags https://github.com/bulicp/unsigned_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545903
git clone --depth 1 --no-tags https://github.com/bulicp/ASROBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277542958
git clone --depth 1 --no-tags https://github.com/PyFive-RISC-V/VexRiscv-netlist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277939870
git clone --depth 1 --no-tags https://github.com/Timmmm/cybersquid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279267174
git clone --depth 1 --no-tags https://github.com/bulicp/R4ABM2p14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545344
git clone --depth 1 --no-tags https://github.com/AustinLiu01/FPGA_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278646117
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280412101
git clone --depth 1 --no-tags https://github.com/lclee0577/dual-cam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280564340
git clone --depth 1 --no-tags https://github.com/Yuzhe-Fu/SM4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283253008
git clone --depth 1 --no-tags https://github.com/Sung-DaTsai/Pipelined_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277034177
git clone --depth 1 --no-tags https://github.com/bsg-idea/bsg_openroad_flow_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276865613
git clone --depth 1 --no-tags https://github.com/johnnyw66/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282304593
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282280805
git clone --depth 1 --no-tags https://github.com/Dolp/The-OpenROAD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278070669
git clone --depth 1 --no-tags https://github.com/gunu9441/Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277068807
git clone --depth 1 --no-tags https://github.com/STjurny/BasicUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275744352
git clone --depth 1 --no-tags https://github.com/TianheWu/Principles-of-Computer-Architecture-3-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279188580
git clone --depth 1 --no-tags https://github.com/spdy1895/hdl_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280226488
git clone --depth 1 --no-tags https://github.com/Saadia-Hassan/Traffic-Light-Controller-Using-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282983443
git clone --depth 1 --no-tags https://github.com/livebinary/S_AES_Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280869700
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw3_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277525366
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543166
git clone --depth 1 --no-tags https://github.com/kkamankun/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275534196
git clone --depth 1 --no-tags https://github.com/tsubasa123/Btech-Mini-Project-Digital-Designs-with-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275812984
git clone --depth 1 --no-tags https://github.com/hoki87/DevInfLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276240398
git clone --depth 1 --no-tags https://github.com/bulicp/a_filter_reference_32x32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282021412
git clone --depth 1 --no-tags https://github.com/gnulnulf/Pinball_LEDDMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280909940
git clone --depth 1 --no-tags https://github.com/abhishekchunduri08/8-bit-Microcontroller_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280914431
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/PCIE_EP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283511139
git clone --depth 1 --no-tags https://github.com/amir8610252/amir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281309599
git clone --depth 1 --no-tags https://github.com/debtanu09/customrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276021305
git clone --depth 1 --no-tags https://github.com/bulicp/HLR_BM2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543962
git clone --depth 1 --no-tags https://github.com/bulicp/ILM_AE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544056
git clone --depth 1 --no-tags https://github.com/tungdangx3/Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276852905
git clone --depth 1 --no-tags https://github.com/MajorCarrot/i2c_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279108726
git clone --depth 1 --no-tags https://github.com/SteveLee1999/BUAA_Computer_Architecture_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278253948
git clone --depth 1 --no-tags https://github.com/duarteroso/vwhirlpool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279938229
git clone --depth 1 --no-tags https://github.com/Akhila96Rao/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280699398
git clone --depth 1 --no-tags https://github.com/bulicp/a_filter_reference_32x11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282021277
git clone --depth 1 --no-tags https://github.com/deum111/Verilog-Projects-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280225494
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_Course_PCBv1_2020_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280265172
git clone --depth 1 --no-tags https://github.com/tsubasa123/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275789735
git clone --depth 1 --no-tags https://github.com/bulicp/MITCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544730
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282280519
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w6q7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282280699
git clone --depth 1 --no-tags https://github.com/mao-karin/return-and-earn-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282370616
git clone --depth 1 --no-tags https://github.com/tsubasa123/Btech-Final-Year-Project-16-bit-RISC-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276149718
git clone --depth 1 --no-tags https://github.com/Saadia-Hassan/Real-Time-Clock-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282980555
git clone --depth 1 --no-tags https://github.com/bulicp/LOBOq2_10bit_1C_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277544316
git clone --depth 1 --no-tags https://github.com/Aoun-Hussain/A-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277711747
git clone --depth 1 --no-tags https://github.com/thesunheart/mips32_zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282633137
git clone --depth 1 --no-tags https://github.com/jparth1593/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277390410
git clone --depth 1 --no-tags https://github.com/happy-huang/SJTU-EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277328424
git clone --depth 1 --no-tags https://github.com/FBachini/VNFAccel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281284439
git clone --depth 1 --no-tags https://github.com/Justin-Jewei-Lin/Single-cycle-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280363023
git clone --depth 1 --no-tags https://github.com/bulicp/ALM10_SOA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277542259
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543493
git clone --depth 1 --no-tags https://github.com/anurag0511/ELM_IP_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278466058
git clone --depth 1 --no-tags https://github.com/midoamrm/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277729006
git clone --depth 1 --no-tags https://github.com/azarmadr/usb2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277729457
git clone --depth 1 --no-tags https://github.com/bulicp/ELM_Mitchw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277543372
git clone --depth 1 --no-tags https://github.com/bulicp/R4ABM1p16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277545240
git clone --depth 1 --no-tags https://github.com/bulicp/ELM3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277528600
git clone --depth 1 --no-tags https://github.com/debtanu09/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279497168
git clone --depth 1 --no-tags https://github.com/GaHoWong/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280081890
git clone --depth 1 --no-tags https://github.com/sebastien-riou/DryGASCON-LWC-API.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280622697
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/TomyScramble_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280371615
git clone --depth 1 --no-tags https://github.com/gaz68/Arcade-DonkeyKong3_MiSTer_WIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279707117
git clone --depth 1 --no-tags https://github.com/fy111111/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279058132
git clone --depth 1 --no-tags https://github.com/JCScheunemann/Multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279203477
git clone --depth 1 --no-tags https://github.com/exyorha/alto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282128462
git clone --depth 1 --no-tags https://github.com/Waxpple/2d_cellular_automata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277530805
git clone --depth 1 --no-tags https://github.com/HongWei-C/Verilog-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282355591
git clone --depth 1 --no-tags https://github.com/MahdiHma/computer_arch_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283227432
git clone --depth 1 --no-tags https://github.com/mustard-seed/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283592749
git clone --depth 1 --no-tags https://github.com/CharlotteGore/Codename-Mary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283325818
git clone --depth 1 --no-tags https://github.com/lhxxh/ece-411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275983921
git clone --depth 1 --no-tags https://github.com/h20190123/RV32I_multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281744029
git clone --depth 1 --no-tags https://github.com/manishagh/Dynamic-memory-allocation-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279756306
git clone --depth 1 --no-tags https://github.com/UEC2-Pong/PONG_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278060663
git clone --depth 1 --no-tags https://github.com/saisowjanyab/FPGA-double-precision-floating-point-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277998377
git clone --depth 1 --no-tags https://github.com/AlejandroRNatal/ARM_Arch_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281397225
git clone --depth 1 --no-tags https://github.com/gruhayn/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281457495
git clone --depth 1 --no-tags https://github.com/jianfengtony/risc_vt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281172670
git clone --depth 1 --no-tags https://github.com/fyhMer/typing-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281853871
git clone --depth 1 --no-tags https://github.com/KirillovDmitry/Indicator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275242528
git clone --depth 1 --no-tags https://github.com/reverie0829/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279774802
git clone --depth 1 --no-tags https://github.com/inholland-compolab/ForceMeasureFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278600676
git clone --depth 1 --no-tags https://github.com/ivaniusss/DatapathMulticycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280536209
git clone --depth 1 --no-tags https://github.com/adi286/4_bit_Signed_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276732307
git clone --depth 1 --no-tags https://github.com/rmital589/Excess-3-code-converter-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276812096
git clone --depth 1 --no-tags https://github.com/MinaTahaei/SmartHomeVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283499435
git clone --depth 1 --no-tags https://github.com/nnikolov3/582.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279150306
git clone --depth 1 --no-tags https://github.com/scottmj3/Data_Logging_Su20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283883100
git clone --depth 1 --no-tags https://github.com/sykwer/4way-switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280823443
git clone --depth 1 --no-tags https://github.com/lys201j333/Xilinx-School-2020-CPU-making.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282589101
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2019_univ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281300982
git clone --depth 1 --no-tags https://github.com/hsiehong/DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283114638
git clone --depth 1 --no-tags https://github.com/gurmanstoor/Simple-Ipod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282610247
git clone --depth 1 --no-tags https://github.com/rwang5688/task_execution_pipeline_aws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283309954
git clone --depth 1 --no-tags https://github.com/Alavas/EBVC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278977426
git clone --depth 1 --no-tags https://github.com/gaochaousc/Intel_HitGraph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275280330
git clone --depth 1 --no-tags https://github.com/shimoni-296/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279523613
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/the-processor-maryteam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280157422
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/Verilog_Turn_Signal_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280213176
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/Verilog_Vending_Machine_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280214864
git clone --depth 1 --no-tags https://github.com/Waxpple/OV7670_DE2_115_ILI9341_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279765906
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275436660
git clone --depth 1 --no-tags https://github.com/Reef200/information-mapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275397101
git clone --depth 1 --no-tags https://github.com/suburaaj/Implementation-of-the-CORDIC-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277140206
git clone --depth 1 --no-tags https://github.com/SengHwee/Machine_Learning_For_State_Register_Identification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278613196
git clone --depth 1 --no-tags https://github.com/solvex123/cross_bar_rtl_configurable_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275315854
