UDMA_M2S_Q_DWRR_SW_CTRL_RST_CNT,VAR_0
al_reg_read32,FUNC_0
al_reg_write32,FUNC_1
al_udma_m2s_q_sc_reset,FUNC_2
udma_q,VAR_1
reg,VAR_2
