INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.gen/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/EXtoMEMorIFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXtoMEMorIFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/IFtoID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFtoID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/MemtoWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemtoWB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024SPR/verilog/PipelineCPU/PipelineCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
