<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="582pt" height="970pt"
 viewBox="0.00 0.00 582.00 970.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 966)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-966 578,-966 578,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 554,-8 554,-8 560,-8 566,-14 566,-20 566,-20 566,-942 566,-942 566,-948 560,-954 554,-954 554,-954 20,-954 20,-954 14,-954 8,-948 8,-942 8,-942 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="287" y="-938.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="287" y="-923.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;0:2147483647:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 546,-16 546,-16 552,-16 558,-22 558,-28 558,-28 558,-896 558,-896 558,-902 552,-908 546,-908 546,-908 28,-908 28,-908 22,-908 16,-902 16,-896 16,-896 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="287" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="287" y="-877.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M313,-155C313,-155 437,-155 437,-155 443,-155 449,-161 449,-167 449,-167 449,-234 449,-234 449,-240 443,-246 437,-246 437,-246 313,-246 313,-246 307,-246 301,-240 301,-234 301,-234 301,-167 301,-167 301,-161 307,-155 313,-155"/>
<text text-anchor="middle" x="375" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="375" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust57" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust57"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M351,-417C351,-417 475,-417 475,-417 481,-417 487,-423 487,-429 487,-429 487,-496 487,-496 487,-502 481,-508 475,-508 475,-508 351,-508 351,-508 345,-508 339,-502 339,-496 339,-496 339,-429 339,-429 339,-423 345,-417 351,-417"/>
<text text-anchor="middle" x="413" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="413" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust61" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust61"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M370,-286C370,-286 538,-286 538,-286 544,-286 550,-292 550,-298 550,-298 550,-365 550,-365 550,-371 544,-377 538,-377 538,-377 370,-377 370,-377 364,-377 358,-371 358,-365 358,-365 358,-298 358,-298 358,-292 364,-286 370,-286"/>
<text text-anchor="middle" x="454" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="454" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust64" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust64"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.0&#10;IDD2N&#61;0.032&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.032&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.038&#10;IDD3N2&#61;0.0&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.038&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.157&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.125&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.235&#10;IDD52&#61;0.0&#10;IDD6&#61;0.02&#10;IDD62&#61;0.0&#10;VDD&#61;1.5&#10;VDD2&#61;0.0&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:2147483647:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M355,-24C355,-24 468,-24 468,-24 474,-24 480,-30 480,-36 480,-36 480,-103 480,-103 480,-109 474,-115 468,-115 468,-115 355,-115 355,-115 349,-115 343,-109 343,-103 343,-103 343,-36 343,-36 343,-30 349,-24 355,-24"/>
<text text-anchor="middle" x="411.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="411.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust67" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust67"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu.dstage2_mmu&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;istage2_mmu&#61;system.cpu.istage2_mmu&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;1000000000&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 538,-540 538,-540 544,-540 550,-546 550,-552 550,-552 550,-850 550,-850 550,-856 544,-862 538,-862 538,-862 36,-862 36,-862 30,-862 24,-856 24,-850 24,-850 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="287" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="287" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust69" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust69"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M258,-671C258,-671 378,-671 378,-671 384,-671 390,-677 390,-683 390,-683 390,-804 390,-804 390,-810 384,-816 378,-816 378,-816 258,-816 258,-816 252,-816 246,-810 246,-804 246,-804 246,-683 246,-683 246,-677 252,-671 258,-671"/>
<text text-anchor="middle" x="318" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="318" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust70" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust70"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M266,-679C266,-679 370,-679 370,-679 376,-679 382,-685 382,-691 382,-691 382,-758 382,-758 382,-764 376,-770 370,-770 370,-770 266,-770 266,-770 260,-770 254,-764 254,-758 254,-758 254,-691 254,-691 254,-685 260,-679 266,-679"/>
<text text-anchor="middle" x="318" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="318" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust72"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M410,-671C410,-671 530,-671 530,-671 536,-671 542,-677 542,-683 542,-683 542,-804 542,-804 542,-810 536,-816 530,-816 530,-816 410,-816 410,-816 404,-816 398,-810 398,-804 398,-804 398,-683 398,-683 398,-677 404,-671 410,-671"/>
<text text-anchor="middle" x="470" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="470" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust73" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust73"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M418,-679C418,-679 522,-679 522,-679 528,-679 534,-685 534,-691 534,-691 534,-758 534,-758 534,-764 528,-770 522,-770 522,-770 418,-770 418,-770 412,-770 406,-764 406,-758 406,-758 406,-691 406,-691 406,-685 412,-679 418,-679"/>
<text text-anchor="middle" x="470" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="470" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust80" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust80"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M244,-548C244,-548 412,-548 412,-548 418,-548 424,-554 424,-560 424,-560 424,-627 424,-627 424,-633 418,-639 412,-639 412,-639 244,-639 244,-639 238,-639 232,-633 232,-627 232,-627 232,-560 232,-560 232,-554 238,-548 244,-548"/>
<text text-anchor="middle" x="328" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="328" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust82" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust82"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M44,-548C44,-548 212,-548 212,-548 218,-548 224,-554 224,-560 224,-560 224,-627 224,-627 224,-633 218,-639 212,-639 212,-639 44,-639 44,-639 38,-639 32,-633 32,-627 32,-627 32,-560 32,-560 32,-554 38,-548 44,-548"/>
<text text-anchor="middle" x="128" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="128" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M264.5,-294.5C264.5,-294.5 335.5,-294.5 335.5,-294.5 341.5,-294.5 347.5,-300.5 347.5,-306.5 347.5,-306.5 347.5,-318.5 347.5,-318.5 347.5,-324.5 341.5,-330.5 335.5,-330.5 335.5,-330.5 264.5,-330.5 264.5,-330.5 258.5,-330.5 252.5,-324.5 252.5,-318.5 252.5,-318.5 252.5,-306.5 252.5,-306.5 252.5,-300.5 258.5,-294.5 264.5,-294.5"/>
<text text-anchor="middle" x="300" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M321,-163.5C321,-163.5 351,-163.5 351,-163.5 357,-163.5 363,-169.5 363,-175.5 363,-175.5 363,-187.5 363,-187.5 363,-193.5 357,-199.5 351,-199.5 351,-199.5 321,-199.5 321,-199.5 315,-199.5 309,-193.5 309,-187.5 309,-187.5 309,-175.5 309,-175.5 309,-169.5 315,-163.5 321,-163.5"/>
<text text-anchor="middle" x="336" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M304.781,-294.37C310.832,-272.685 321.327,-235.078 328.462,-209.51"/>
<polygon fill="black" stroke="black" points="331.883,-210.274 331.2,-199.701 325.14,-208.392 331.883,-210.274"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M393,-163.5C393,-163.5 429,-163.5 429,-163.5 435,-163.5 441,-169.5 441,-175.5 441,-175.5 441,-187.5 441,-187.5 441,-193.5 435,-199.5 429,-199.5 429,-199.5 393,-199.5 393,-199.5 387,-199.5 381,-193.5 381,-187.5 381,-187.5 381,-175.5 381,-175.5 381,-169.5 387,-163.5 393,-163.5"/>
<text text-anchor="middle" x="411" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M396,-32.5C396,-32.5 426,-32.5 426,-32.5 432,-32.5 438,-38.5 438,-44.5 438,-44.5 438,-56.5 438,-56.5 438,-62.5 432,-68.5 426,-68.5 426,-68.5 396,-68.5 396,-68.5 390,-68.5 384,-62.5 384,-56.5 384,-56.5 384,-44.5 384,-44.5 384,-38.5 390,-32.5 396,-32.5"/>
<text text-anchor="middle" x="411" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M411,-163.37C411,-141.781 411,-104.412 411,-78.852"/>
<polygon fill="black" stroke="black" points="414.5,-78.701 411,-68.7011 407.5,-78.7011 414.5,-78.701"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M431,-425.5C431,-425.5 467,-425.5 467,-425.5 473,-425.5 479,-431.5 479,-437.5 479,-437.5 479,-449.5 479,-449.5 479,-455.5 473,-461.5 467,-461.5 467,-461.5 431,-461.5 431,-461.5 425,-461.5 419,-455.5 419,-449.5 419,-449.5 419,-437.5 419,-437.5 419,-431.5 425,-425.5 431,-425.5"/>
<text text-anchor="middle" x="449" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M377.5,-294.5C377.5,-294.5 428.5,-294.5 428.5,-294.5 434.5,-294.5 440.5,-300.5 440.5,-306.5 440.5,-306.5 440.5,-318.5 440.5,-318.5 440.5,-324.5 434.5,-330.5 428.5,-330.5 428.5,-330.5 377.5,-330.5 377.5,-330.5 371.5,-330.5 365.5,-324.5 365.5,-318.5 365.5,-318.5 365.5,-306.5 365.5,-306.5 365.5,-300.5 371.5,-294.5 377.5,-294.5"/>
<text text-anchor="middle" x="403" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M442.892,-425.37C435.124,-403.588 421.63,-365.744 412.51,-340.17"/>
<polygon fill="black" stroke="black" points="415.789,-338.945 409.134,-330.701 409.196,-341.296 415.789,-338.945"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M359,-425.5C359,-425.5 389,-425.5 389,-425.5 395,-425.5 401,-431.5 401,-437.5 401,-437.5 401,-449.5 401,-449.5 401,-455.5 395,-461.5 389,-461.5 389,-461.5 359,-461.5 359,-461.5 353,-461.5 347,-455.5 347,-449.5 347,-449.5 347,-437.5 347,-437.5 347,-431.5 353,-425.5 359,-425.5"/>
<text text-anchor="middle" x="374" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M470,-294.5C470,-294.5 530,-294.5 530,-294.5 536,-294.5 542,-300.5 542,-306.5 542,-306.5 542,-318.5 542,-318.5 542,-324.5 536,-330.5 530,-330.5 530,-330.5 470,-330.5 470,-330.5 464,-330.5 458,-324.5 458,-318.5 458,-318.5 458,-306.5 458,-306.5 458,-300.5 464,-294.5 470,-294.5"/>
<text text-anchor="middle" x="500" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M466.027,-294.412C428.751,-275.62 373.898,-247.819 372,-246 361.242,-235.692 352.772,-221.459 346.758,-209.08"/>
<polygon fill="black" stroke="black" points="349.797,-207.308 342.464,-199.66 343.427,-210.211 349.797,-207.308"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M158.5,-687.5C158.5,-687.5 225.5,-687.5 225.5,-687.5 231.5,-687.5 237.5,-693.5 237.5,-699.5 237.5,-699.5 237.5,-711.5 237.5,-711.5 237.5,-717.5 231.5,-723.5 225.5,-723.5 225.5,-723.5 158.5,-723.5 158.5,-723.5 152.5,-723.5 146.5,-717.5 146.5,-711.5 146.5,-711.5 146.5,-699.5 146.5,-699.5 146.5,-693.5 152.5,-687.5 158.5,-687.5"/>
<text text-anchor="middle" x="192" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node14" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M251.5,-556.5C251.5,-556.5 302.5,-556.5 302.5,-556.5 308.5,-556.5 314.5,-562.5 314.5,-568.5 314.5,-568.5 314.5,-580.5 314.5,-580.5 314.5,-586.5 308.5,-592.5 302.5,-592.5 302.5,-592.5 251.5,-592.5 251.5,-592.5 245.5,-592.5 239.5,-586.5 239.5,-580.5 239.5,-580.5 239.5,-568.5 239.5,-568.5 239.5,-562.5 245.5,-556.5 251.5,-556.5"/>
<text text-anchor="middle" x="277" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.287,-687.37C217.83,-665.299 243.24,-626.736 260.093,-601.158"/>
<polygon fill="black" stroke="black" points="263.086,-602.977 265.666,-592.701 257.241,-599.126 263.086,-602.977"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-687.5C44,-687.5 116,-687.5 116,-687.5 122,-687.5 128,-693.5 128,-699.5 128,-699.5 128,-711.5 128,-711.5 128,-717.5 122,-723.5 116,-723.5 116,-723.5 44,-723.5 44,-723.5 38,-723.5 32,-717.5 32,-711.5 32,-711.5 32,-699.5 32,-699.5 32,-693.5 38,-687.5 44,-687.5"/>
<text text-anchor="middle" x="80" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node16" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M51.5,-556.5C51.5,-556.5 102.5,-556.5 102.5,-556.5 108.5,-556.5 114.5,-562.5 114.5,-568.5 114.5,-568.5 114.5,-580.5 114.5,-580.5 114.5,-586.5 108.5,-592.5 102.5,-592.5 102.5,-592.5 51.5,-592.5 51.5,-592.5 45.5,-592.5 39.5,-586.5 39.5,-580.5 39.5,-580.5 39.5,-568.5 39.5,-568.5 39.5,-562.5 45.5,-556.5 51.5,-556.5"/>
<text text-anchor="middle" x="77" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M79.6016,-687.37C79.0996,-665.781 78.2305,-628.412 77.6361,-602.852"/>
<polygon fill="black" stroke="black" points="81.1317,-602.617 77.4,-592.701 74.1336,-602.78 81.1317,-602.617"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node11" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M332,-687.5C332,-687.5 362,-687.5 362,-687.5 368,-687.5 374,-693.5 374,-699.5 374,-699.5 374,-711.5 374,-711.5 374,-717.5 368,-723.5 362,-723.5 362,-723.5 332,-723.5 332,-723.5 326,-723.5 320,-717.5 320,-711.5 320,-711.5 320,-699.5 320,-699.5 320,-693.5 326,-687.5 332,-687.5"/>
<text text-anchor="middle" x="347" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M372.891,-687.286C394.271,-672.443 422.04,-651.485 428,-639 446.956,-599.293 439.197,-582.551 428,-540 427.873,-539.519 404.902,-498.972 388.965,-470.873"/>
<polygon fill="black" stroke="black" points="391.851,-468.867 383.873,-461.896 385.763,-472.321 391.851,-468.867"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M440,-687.5C440,-687.5 470,-687.5 470,-687.5 476,-687.5 482,-693.5 482,-699.5 482,-699.5 482,-711.5 482,-711.5 482,-717.5 476,-723.5 470,-723.5 470,-723.5 440,-723.5 440,-723.5 434,-723.5 428,-717.5 428,-711.5 428,-711.5 428,-699.5 428,-699.5 428,-693.5 434,-687.5 440,-687.5"/>
<text text-anchor="middle" x="455" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge8" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M456.757,-687.277C459.189,-656.32 461.061,-589.855 439,-540 431.233,-522.448 421.246,-523.554 410,-508 401.505,-496.25 393.412,-482.319 387.059,-470.503"/>
<polygon fill="black" stroke="black" points="390.112,-468.788 382.363,-461.563 383.915,-472.044 390.112,-468.788"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node13" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M344,-556.5C344,-556.5 404,-556.5 404,-556.5 410,-556.5 416,-562.5 416,-568.5 416,-568.5 416,-580.5 416,-580.5 416,-586.5 410,-592.5 404,-592.5 404,-592.5 344,-592.5 344,-592.5 338,-592.5 332,-586.5 332,-580.5 332,-580.5 332,-568.5 332,-568.5 332,-562.5 338,-556.5 344,-556.5"/>
<text text-anchor="middle" x="374" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M374,-556.37C374,-534.781 374,-497.412 374,-471.852"/>
<polygon fill="black" stroke="black" points="377.5,-471.701 374,-461.701 370.5,-471.701 377.5,-471.701"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node15" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M144,-556.5C144,-556.5 204,-556.5 204,-556.5 210,-556.5 216,-562.5 216,-568.5 216,-568.5 216,-580.5 216,-580.5 216,-586.5 210,-592.5 204,-592.5 204,-592.5 144,-592.5 144,-592.5 138,-592.5 132,-586.5 132,-580.5 132,-580.5 132,-568.5 132,-568.5 132,-562.5 138,-556.5 144,-556.5"/>
<text text-anchor="middle" x="174" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge10" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M200.558,-556.37C236.122,-533.432 299.303,-492.68 338.799,-467.205"/>
<polygon fill="black" stroke="black" points="340.825,-470.063 347.332,-461.701 337.031,-464.18 340.825,-470.063"/>
</g>
</g>
</svg>
