Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado2017.1/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cb7bbf1433d34de7b2427441b30068d6 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PN24_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PN24_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CtrlSignal128
Compiling module xil_defaultlib.ParameterGenerator(n=6)
Compiling module xil_defaultlib.SwitchUnit
Compiling module xil_defaultlib.CtrlSignal64
Compiling module xil_defaultlib.ParameterGenerator(n=5)
Compiling module xil_defaultlib.CtrlSignal32
Compiling module xil_defaultlib.ParameterGenerator(n=4)
Compiling module xil_defaultlib.CtrlSignal16
Compiling module xil_defaultlib.ParameterGenerator(n=3)
Compiling module xil_defaultlib.CtrlSignal8
Compiling module xil_defaultlib.ParameterGenerator(n=2)
Compiling module xil_defaultlib.SwitchUnit3
Compiling module xil_defaultlib.BenesNetwork8_default
Compiling module xil_defaultlib.BenesNetwork16_default
Compiling module xil_defaultlib.BenesNetwork32_default
Compiling module xil_defaultlib.BenesNetwork64_default
Compiling module xil_defaultlib.BenesNetwork128_default
Compiling module xil_defaultlib.PN24_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PN24_tb_time_impl
