# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.001024 4096 4.57664e-41 1540 20928 4.05709 123.438 130.892 258.439 258.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.001024 4096 4.56375e-41 1540 20952 4.05952 140.371 131.178 275.663 275.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.001024 4096 4.58715e-41 1540 20880 4.04685 145.673 130.712 280.483 280.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.001024 4096 4.55786e-41 1540 20928 4.06128 136.038 131.199 271.351 271.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.001024 4096 4.58729e-41 1540 20900 4.05552 140.111 131.07 275.287 275.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.001024 4096 4.58981e-41 1540 20832 4.03882 143.855 130.655 278.603 278.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.001024 4096 4.56235e-41 1540 20880 4.05558 143.343 131.02 278.471 278.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.001024 4096 4.58295e-41 1540 20864 4.05504 136.738 131.029 271.874 271.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.001024 4096 4.55646e-41 1540 20736 4.03251 138.475 130.681 273.24 273.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.001024 4096 4.5573e-41 1540 20800 4.05709 148.504 130.928 283.539 283.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.001024 4096 4.57524e-41 1540 20736 4.05126 172.632 131.008 307.743 307.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 0.001024 4096 4.57412e-41 1545 20960 4.05738 116.071 131.096 251.275 251.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.001024 4096 4.57048e-41 1545 20960 4.05578 121.178 131.143 256.429 256.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.001024 4096 4.58491e-41 1545 20928 4.04762 121.053 130.908 256.065 256.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.001024 4096 4.58589e-41 1545 20944 4.05261 126.065 131.019 261.19 261.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.001024 4096 4.57019e-41 1545 20928 4.05504 126.872 130.973 261.956 262.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.001024 4096 4.56067e-41 1545 20880 4.04672 143.581 130.848 278.527 278.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.001024 4096 4.57216e-41 1545 20880 4.05094 139.684 130.823 274.609 274.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.001024 4096 4.56263e-41 1545 20832 4.03901 150.006 130.632 284.733 284.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.001024 4096 4.58253e-41 1545 20900 4.04733 147.962 131.008 283.069 283.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.001024 4096 4.59037e-41 1545 20832 4.0489 150.033 130.711 284.842 284.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.001024 4096 4.57384e-41 1545 20880 4.05434 147.773 131.141 283.02 283.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.001024 4096 4.56921e-41 1545 20864 4.05565 141.4 130.971 276.475 276.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.001024 4096 4.56893e-41 1545 20736 4.03683 162.931 130.743 297.764 297.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.001024 4096 4.57314e-41 1545 20800 4.04685 164.967 131.002 300.067 300.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.001024 4096 4.57314e-41 1545 20736 4.05709 151.171 131.08 286.358 286.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.001024 4096 4.55884e-41 1540 20992 4.0575 114.844 131.183 250.138 250.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.001024 4096 4.56823e-41 1540 20960 4.06349 128.302 130.982 263.4 263.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.001024 4096 4.55562e-41 1540 20976 4.05878 120.593 131.209 255.915 256.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.001024 4096 4.59065e-41 1540 20944 4.05501 123.239 131.053 258.398 258.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.001024 4096 4.58869e-41 1540 20928 4.05184 120.911 131.025 256.04 256.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.001024 4096 4.58883e-41 1540 20952 4.0591 151.484 131.208 286.803 286.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.001024 4096 4.55954e-41 1540 20880 4.05523 107.994 131.082 243.186 243.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.001024 4096 4.57888e-41 1540 20880 4.04861 145.503 130.739 280.339 280.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.001024 4096 4.58084e-41 1540 20800 4.04902 104.101 130.867 239.07 239.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.001024 4096 4.56459e-41 1540 20928 4.0583 137.882 131.088 273.081 273.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.001024 4096 4.57314e-41 1540 20736 4.03302 100.456 130.573 235.114 235.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.001024 4096 4.56935e-41 1540 20900 4.05709 142.394 131.069 277.57 277.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.001024 4096 4.56207e-41 1540 20800 4.05709 102.288 130.947 237.344 237.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.001024 4096 4.57062e-41 1540 20832 4.03866 179.306 130.657 314.053 314.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.001024 4096 4.58813e-41 1540 20608 4.0199 118.495 130.18 252.746 252.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.001024 4096 4.57972e-41 1540 20880 4.05315 173.855 130.956 308.916 308.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.001024 4096 4.58715e-41 1540 20640 4.03251 118.791 130.404 253.281 253.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.001024 4096 4.57384e-41 1540 20864 4.05504 167.876 131.037 303.021 303.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.001024 4096 4.57286e-41 1540 20736 4.05546 115.247 130.934 250.289 250.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.001024 4096 4.55842e-41 1540 20736 4.03293 148.494 130.693 283.269 283.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.001024 4096 4.56403e-41 1540 20352 4.01965 104.058 129.663 237.793 237.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.001024 4096 4.55898e-41 1540 20800 4.05718 154.69 131.054 289.854 289.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.001024 4096 4.56725e-41 1540 20400 4.02432 110.424 129.901 244.401 244.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.001024 4096 4.58155e-41 1560 20928 4.05914 115.229 130.981 250.321 250.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.001024 4096 4.57622e-41 1560 20920 4.05862 123.062 130.944 258.12 258.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.001024 4096 4.56263e-41 1560 20928 4.05651 120.061 131.172 255.342 255.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.001024 4096 4.57608e-41 1560 20832 4.05514 79.6223 130.793 214.522 214.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.001024 4096 4.5779e-41 1560 20888 4.05514 138.85 130.881 273.839 273.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.001024 4096 4.57426e-41 1560 20832 4.05504 90.9247 131.011 226.044 226.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.001024 4096 4.57608e-41 1560 20864 4.05709 131.089 130.902 266.099 266.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.001024 4096 4.57678e-41 1560 20736 4.03456 87.5588 130.467 222.113 222.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.001024 4096 4.57482e-41 1560 20880 4.05488 147.922 130.934 282.965 283.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.001024 4096 4.55884e-41 1560 20736 4.03238 105.374 130.658 240.117 240.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.001024 4096 4.57874e-41 1560 20880 4.05709 139.959 131.088 275.153 275.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.001024 4096 4.58e-41 1560 20800 4.05584 103.089 130.979 238.176 238.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.001024 4096 4.56291e-41 1560 20832 4.05475 176.489 130.827 311.422 311.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.001024 4096 4.58281e-41 1560 20736 4.05504 114.02 130.906 249.034 249.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.001024 4096 4.57272e-41 1560 20800 4.04173 173.5 130.658 308.251 308.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.001024 4096 4.56739e-41 1560 20600 4.0313 119.797 130.245 254.126 254.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.001024 4096 4.58855e-41 1560 20832 4.05011 170.135 131.016 305.253 305.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.001024 4096 4.56207e-41 1560 20608 4.02845 114.618 130.416 249.116 249.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.001024 4096 4.56207e-41 1560 20760 4.03251 164.074 130.645 298.802 298.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.001024 4096 4.56991e-41 1560 20640 4.03043 109.494 130.518 244.093 244.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.001024 4096 4.58855e-41 1560 20736 4.03718 156.844 130.434 291.367 291.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.001024 4096 4.59093e-41 1560 20480 4.02077 106.75 129.892 240.716 240.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.001024 4096 4.57622e-41 1550 20960 4.05875 130.142 131.034 265.286 265.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.001024 4096 4.56277e-41 1550 20960 4.05709 118.307 131.089 253.507 253.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.001024 4096 4.58042e-41 1550 20880 4.05328 79.4888 130.858 214.452 214.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.001024 4096 4.56753e-41 1550 20928 4.05302 123.531 130.968 258.602 258.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.001024 4096 4.58477e-41 1550 20832 4.04374 83.1222 130.711 217.93 217.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.001024 4096 4.57356e-41 1550 20944 4.05565 133.8 131.186 269.093 269.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.001024 4096 4.56249e-41 1550 20832 4.04893 86.3007 130.904 221.307 221.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.001024 4096 4.57972e-41 1550 20928 4.0567 136.292 131.035 271.438 271.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.001024 4096 4.56025e-41 1550 20864 4.05504 91.1995 131.111 226.418 226.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.001024 4096 4.56641e-41 1550 20880 4.05606 147.919 130.82 282.847 282.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.001024 4096 4.58449e-41 1550 20736 4.03046 107.576 130.451 242.11 242.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.001024 4096 4.58112e-41 1550 20880 4.05299 141.157 130.982 276.243 276.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.001024 4096 4.57538e-41 1550 20800 4.05613 102.046 130.85 237.003 237.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.001024 4096 4.59093e-41 1550 20832 4.04128 171.653 130.691 306.442 306.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.001024 4096 4.56991e-41 1550 20736 4.04304 116.933 130.813 251.843 251.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.001024 4096 4.56697e-41 1550 20900 4.05466 171.336 131.196 306.639 306.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.001024 4096 4.58309e-41 1550 20800 4.05504 117.807 131.058 252.974 253.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.001024 4096 4.58827e-41 1550 20832 4.04858 165.632 130.778 300.513 300.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.001024 4096 4.58435e-41 1550 20608 4.02746 110.514 130.198 244.791 244.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.001024 4096 4.55772e-41 1550 20880 4.05504 159.741 131.188 295.033 295.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.001024 4096 4.57468e-41 1550 20640 4.02989 107.806 130.426 242.315 242.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.001024 4096 4.57426e-41 1550 20864 4.05581 153.817 131.003 288.928 288.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.001024 4096 4.57552e-41 1550 20736 4.05514 109.998 131.12 245.225 245.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.001024 4096 4.57342e-41 1568 20928 4.05382 114.439 131.177 249.725 249.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 0.001024 4096 4.56935e-41 1568 20864 4.05018 77.0507 130.921 212.073 212.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.001024 4096 4.58421e-41 1568 20920 4.05674 117 131.197 252.305 252.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.001024 4096 4.59023e-41 1568 20880 4.05552 78.3712 131.174 213.654 213.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.001024 4096 4.57888e-41 1568 20880 4.04307 127.921 130.899 262.914 262.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.001024 4096 4.57748e-41 1568 20832 4.0489 84.0525 131.027 219.181 219.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.001024 4096 4.55912e-41 1568 20888 4.05482 125.718 131.11 260.937 260.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.001024 4096 4.55716e-41 1568 20832 4.05104 81.7606 131.105 216.968 217.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.001024 4096 4.57104e-41 1568 20664 4.02506 68.5028 130.379 202.959 203.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.001024 4096 4.56795e-41 1568 20864 4.05008 123.17 130.9 258.174 258.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.001024 4096 4.58729e-41 1568 20736 4.03229 84.655 130.629 219.368 219.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.001024 4096 4.5772e-41 1568 20736 4.05094 72.7457 130.992 207.839 207.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.001024 4096 4.5716e-41 1568 20880 4.05181 177.822 131.134 313.059 313.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.001024 4096 4.57286e-41 1568 20736 4.04166 115.562 130.636 250.292 250.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.001024 4096 4.58645e-41 1568 20736 4.05258 95.5126 131.03 230.648 230.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.001024 4096 4.56361e-41 1568 20880 4.05488 167.94 131.075 303.122 303.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.001024 4096 4.56767e-41 1568 20800 4.05654 114.946 131.176 250.229 250.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.001024 4096 4.57706e-41 1568 20640 4.03814 96.4914 130.65 231.231 231.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.001024 4096 4.58098e-41 1568 20832 4.05472 157.21 130.916 292.233 292.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.001024 4096 4.58295e-41 1568 20736 4.05379 105.317 130.991 240.417 240.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.001024 4096 4.56193e-41 1568 20448 4.02227 94.2182 129.99 228.282 228.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.001024 4096 4.56277e-41 1568 20800 4.04413 156.386 130.872 291.355 291.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.001024 4096 4.58869e-41 1568 20600 4.02822 109.363 130.192 243.638 243.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.001024 4096 4.58729e-41 1568 20400 4.01168 91.9253 129.67 225.66 225.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.001024 4096 4.56235e-41 1568 20832 4.05357 150.669 131.008 285.784 285.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.001024 4096 4.58127e-41 1568 20608 4.02637 107.264 130.398 241.739 241.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.001024 4096 4.56613e-41 1568 20496 4.02739 89.4157 130.493 223.99 224.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.001024 4096 4.5594e-41 1568 20760 4.03885 149.062 130.734 283.886 283.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.001024 4096 4.56235e-41 1568 20640 4.0384 108.403 130.641 243.134 243.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.001024 4096 4.5716e-41 1568 20520 4.03866 91.5448 130.957 226.607 226.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.001024 4096 4.56039e-41 1568 20736 4.03581 149.066 130.681 283.835 283.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.001024 4096 4.58197e-41 1568 20480 4.0217 104.872 129.871 238.817 238.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.001024 4096 4.58281e-41 1568 20352 4.02022 93.4277 129.837 227.336 227.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.001024 4096 4.55632e-41 1560 20928 4.05888 115.32 131.099 250.531 250.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.001024 4096 4.57552e-41 1560 20864 4.05504 79.1672 130.802 214.076 214.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.001024 4096 4.56879e-41 1560 20920 4.05744 130.216 131 265.324 265.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.001024 4096 4.58715e-41 1560 20880 4.0569 86.109 131.083 221.299 221.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.001024 4096 4.55646e-41 1560 20760 4.03046 72.8023 130.647 207.532 207.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.001024 4096 4.57062e-41 1560 20928 4.05888 121.503 131.062 256.677 256.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.001024 4096 4.56501e-41 1560 20832 4.0567 80.6564 130.774 215.541 215.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.001024 4096 4.58729e-41 1560 20736 4.03539 68.871 130.551 203.51 203.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.001024 4096 4.56543e-41 1560 20888 4.05152 168.037 131.013 303.154 303.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.001024 4096 4.57216e-41 1560 20832 4.05651 109.388 131.018 244.513 244.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.001024 4096 4.56515e-41 1560 20664 4.02858 90.1714 130.403 224.654 224.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.001024 4096 4.56809e-41 1560 20864 4.05302 157.413 130.777 292.297 292.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.001024 4096 4.58056e-41 1560 20736 4.03251 102.523 130.442 237.049 237.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.001024 4096 4.56417e-41 1560 20736 4.05622 84.5251 130.806 219.439 219.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.001024 4096 4.56837e-41 1560 20880 4.05405 162.683 131.062 297.851 297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.001024 4096 4.58575e-41 1560 20736 4.03616 108.027 130.572 242.688 242.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.001024 4096 4.56347e-41 1560 20736 4.05235 98.5436 130.916 233.562 233.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.001024 4096 4.56207e-41 1560 20448 4.02346 86.4993 129.751 220.326 220.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.001024 4096 4.57342e-41 1560 20880 4.05984 154.456 130.975 289.542 289.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.001024 4096 4.58785e-41 1560 20800 4.05914 107.014 130.971 242.094 242.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.001024 4096 4.57692e-41 1560 20640 4.0367 92.1313 130.644 226.864 226.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.001024 4096 4.55534e-41 1560 20480 4.03046 89.6887 130.243 224.015 224.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.001024 4096 4.57146e-41 1560 20832 4.05251 144.865 130.811 279.782 279.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.001024 4096 4.56109e-41 1560 20736 4.05494 105.998 130.83 240.937 240.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.001024 4096 4.56851e-41 1560 20448 4.02243 86.946 129.781 220.799 220.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.001024 4096 4.57804e-41 1560 20352 4.02227 82.9253 129.799 216.799 216.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.001024 4096 4.56095e-41 1560 20800 4.03686 151.28 130.781 286.152 286.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.001024 4096 4.57104e-41 1560 20600 4.02637 106.236 130.244 240.556 240.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.001024 4096 4.58617e-41 1560 20400 4.01702 92.6372 129.693 226.399 226.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.001024 4096 4.58393e-41 1560 20400 4.02784 86.1937 130.23 220.503 220.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.001024 4096 4.55912e-41 1584 20896 4.05878 128.037 131.053 263.2 263.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.001024 4096 4.56879e-41 1584 20864 4.05754 84.856 131.193 220.161 220.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 0.001024 4096 4.56417e-41 1584 20832 4.05613 70.5549 131.204 205.868 205.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.001024 4096 4.56473e-41 1584 20880 4.05856 122.813 131.167 258.091 258.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.001024 4096 4.55674e-41 1584 20800 4.05504 84.3735 130.937 219.418 219.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.001024 4096 4.55842e-41 1584 20760 4.05174 68.9313 130.826 203.864 203.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.001024 4096 4.57104e-41 1584 20880 4.05536 166.836 131.087 302.029 302.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.001024 4096 4.57944e-41 1584 20832 3.9687 102.217 131.195 237.43 237.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.001024 4096 4.58771e-41 1584 20736 4.05661 89.6042 130.938 224.65 224.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.001024 4096 4.55856e-41 1584 20736 4.05504 76.2062 131.102 211.413 211.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.001024 4096 4.56123e-41 1584 20832 4.05203 156.046 130.968 291.117 291.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.001024 4096 4.55786e-41 1584 20720 4.03328 101.068 130.57 235.722 235.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.001024 4096 4.56431e-41 1584 20664 4.03066 84.4101 130.564 219.057 219.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.001024 4096 4.57286e-41 1584 20608 4.0312 76.6567 130.566 211.308 211.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.001024 4096 4.56291e-41 1584 20864 4.05917 149.213 131.209 284.533 284.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.001024 4096 4.55954e-41 1584 20736 4.04915 98.9398 130.869 233.91 233.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.001024 4096 4.58799e-41 1584 20736 4.05914 83.499 131.21 218.821 218.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.001024 4096 4.58897e-41 1584 20480 4.02637 74.8931 130.144 209.113 209.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.001024 4096 4.56599e-41 1584 20808 4.05674 148.838 130.94 283.886 283.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.001024 4096 4.59051e-41 1584 20736 4.05094 107.012 130.814 241.93 241.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.001024 4096 4.57426e-41 1584 20520 4.02387 92.4788 130.179 226.736 226.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.001024 4096 4.55772e-41 1584 20448 4.02656 90.8593 130.155 225.092 225.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.001024 4096 4.55716e-41 1584 20800 4.05536 149.098 130.837 284.041 284.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.001024 4096 4.58813e-41 1584 20640 4.0345 107.303 130.417 241.807 241.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.001024 4096 4.56067e-41 1584 20640 4.05834 90.6199 130.924 225.655 225.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.001024 4096 4.56697e-41 1584 20480 4.03117 86.4952 130.522 221.102 221.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.001024 4096 4.57033e-41 1550 20960 4.05658 129.198 131.012 264.32 264.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.001024 4096 4.56529e-41 1550 20928 4.05709 86.1798 131 221.287 221.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 0.001024 4096 4.57188e-41 1550 20832 4.04387 71.6644 130.658 206.422 206.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.001024 4096 4.56725e-41 1550 20960 4.05597 120.883 131.097 256.088 256.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.001024 4096 4.55702e-41 1550 20880 4.05626 81.3691 130.882 216.361 216.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.001024 4096 4.58981e-41 1550 20880 4.05504 68.6895 131.188 203.982 204.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.001024 4096 4.58281e-41 1550 20800 4.05696 61.0585 130.969 196.136 196.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.001024 4096 4.57132e-41 1550 20928 4.0553 160.29 130.922 295.318 295.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.001024 4096 4.58813e-41 1550 20832 4.04506 103.598 130.687 238.38 238.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.001024 4096 4.57916e-41 1550 20736 4.03046 86.2763 130.432 220.789 220.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.001024 4096 4.57272e-41 1550 20736 4.04419 75.2272 130.801 210.123 210.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.001024 4096 4.56823e-41 1550 20944 4.05651 148.969 131.077 284.154 284.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.001024 4096 4.56095e-41 1550 20832 4.04691 97.514 130.779 232.393 232.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.001024 4096 4.57902e-41 1550 20832 4.05709 82.1443 131.183 217.435 217.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.001024 4096 4.56515e-41 1550 20608 4.02832 73.2962 130.149 207.525 207.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.001024 4096 4.57888e-41 1550 20928 4.05997 146.657 131.027 281.798 281.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.001024 4096 4.56879e-41 1550 20864 4.06243 98.3999 131.143 233.654 233.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.001024 4096 4.58589e-41 1550 20736 4.04509 84.1973 130.69 218.983 219.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.001024 4096 4.56403e-41 1550 20736 4.05709 73.5623 131.02 208.691 208.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.001024 4096 4.56081e-41 1550 20880 4.05709 152.861 130.915 287.885 287.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.001024 4096 4.55983e-41 1550 20736 4.03059 111.357 130.537 245.976 246.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.001024 4096 4.58183e-41 1550 20736 4.05053 93.0427 130.915 228.058 228.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.001024 4096 4.59009e-41 1550 20448 4.01818 87.9631 129.782 221.816 221.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.001024 4096 4.58028e-41 1550 20520 4.02621 81.6869 130.523 216.288 216.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.001024 4096 4.56921e-41 1550 20880 4.05459 148.711 130.857 283.676 283.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.001024 4096 4.55814e-41 1550 20800 4.05709 106.704 130.829 241.642 241.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.001024 4096 4.56011e-41 1550 20640 4.02838 90.9292 130.429 225.438 225.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.001024 4096 4.55688e-41 1550 20480 4.02781 84.3988 130.113 218.592 218.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.001024 4096 4.5793e-41 1550 20400 4.02003 82.4285 129.983 216.484 216.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.001024 4096 4.58127e-41 1560 20928 4.06054 119.875 131.101 255.089 255.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.001024 4096 4.57188e-41 1560 20864 4.05658 81.618 130.806 216.533 216.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.001024 4096 4.56613e-41 1560 20832 4.05162 66.4699 130.829 201.404 201.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 0.001024 4096 4.5566e-41 1560 20736 4.0367 59.7283 130.572 194.388 194.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.001024 4096 4.57608e-41 1560 20920 4.05997 161.126 131.383 296.62 296.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.001024 4096 4.56907e-41 1560 20880 4.05482 104.278 130.979 239.362 239.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.001024 4096 4.58533e-41 1560 20760 4.03322 87.3546 130.657 222.097 222.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.001024 4096 4.56501e-41 1560 20800 4.05619 74.0209 131.1 209.231 209.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.001024 4096 4.56585e-41 1560 20928 4.05725 149.719 131.154 284.982 285.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.001024 4096 4.5779e-41 1560 20832 4.05642 97.8579 130.93 232.895 232.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.001024 4096 4.56865e-41 1560 20736 4.0305 82.473 130.532 217.086 217.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.001024 4096 4.58925e-41 1560 20736 4.05149 74.7623 130.915 209.78 209.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.001024 4096 4.58505e-41 1560 20640 4.03533 65.5282 130.648 200.262 200.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.001024 4096 4.56333e-41 1560 20888 4.05731 142.687 130.892 277.687 277.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.001024 4096 4.57874e-41 1560 20832 4.0489 95.1222 130.895 230.118 230.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.001024 4096 4.58967e-41 1560 20664 4.03098 80.0481 130.292 214.422 214.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.001024 4096 4.58757e-41 1560 20608 4.0279 72.2534 130.29 206.626 206.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.001024 4096 4.57132e-41 1560 20440 4.01904 63.2935 129.69 197.054 197.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.001024 4096 4.57244e-41 1560 20864 4.05722 134.327 130.931 269.369 269.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.001024 4096 4.57678e-41 1560 20736 4.02918 93.1185 130.432 227.633 227.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.001024 4096 4.58197e-41 1560 20736 4.0544 79.8092 130.917 214.832 214.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.001024 4096 4.56963e-41 1560 20480 4.02227 73.2283 129.776 207.08 207.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.001024 4096 4.57342e-41 1560 20480 4.02794 67.5219 130.086 201.688 201.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.001024 4096 4.58575e-41 1600 20864 4.05504 122.343 131.099 257.549 257.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.001024 4096 4.5772e-41 1600 20800 4.05261 80.511 131.053 215.667 215.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.001024 4096 4.58841e-41 1600 20736 4.04595 68.4975 130.765 203.359 203.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 0.001024 4096 4.57874e-41 1600 20736 4.04739 59.5863 130.949 194.634 194.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.001024 4096 4.5786e-41 1600 20840 4.05094 160.666 131.013 295.784 295.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.001024 4096 4.56599e-41 1600 20800 4.05459 101.472 131.105 236.685 236.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.001024 4096 4.58225e-41 1600 20760 4.04902 84.8967 131.018 220.02 220.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.001024 4096 4.56179e-41 1600 20640 4.03546 74.7029 130.554 209.345 209.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.001024 4096 4.57692e-41 1600 20600 4.03251 66.3921 130.691 201.169 201.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.001024 4096 4.58056e-41 1600 20832 4.05222 146.897 131.017 282.019 282.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.001024 4096 4.58042e-41 1600 20736 4.04854 95.3645 130.756 230.222 230.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.001024 4096 4.5566e-41 1600 20736 4.0512 79.446 131.139 214.688 214.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.001024 4096 4.57916e-41 1600 20544 4.0217 72.2719 130.224 206.568 206.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.001024 4096 4.59079e-41 1600 20640 4.0529 64.0307 130.984 199.119 199.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.001024 4096 4.56655e-41 1600 20832 4.05299 140.953 131.059 276.115 276.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.001024 4096 4.58855e-41 1600 20720 4.04294 92.2419 131.025 227.361 227.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.001024 4096 4.5758e-41 1600 20664 4.04554 79.8884 130.743 214.732 214.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.001024 4096 4.57944e-41 1600 20608 4.0489 69.9597 130.757 204.82 204.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.001024 4096 4.5758e-41 1600 20440 4.02432 61.7943 130.13 196.001 196.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.001024 4096 4.58617e-41 1600 20800 4.04685 136.858 130.95 271.905 271.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.001024 4096 4.57048e-41 1600 20736 4.04685 94.0575 130.915 229.071 229.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.001024 4096 4.57874e-41 1600 20544 4.02445 79.4317 130.349 213.856 213.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.001024 4096 4.58365e-41 1600 20480 4.02768 71.8928 130.349 206.321 206.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.001024 4096 4.56431e-41 1600 20480 4.03427 67.499 130.695 202.282 202.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.001024 4096 4.56571e-41 1600 20352 4.02691 64.1604 130.355 198.594 198.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 0.001024 4096 4.58351e-41 1664 20736 4.05533 124.938 131.105 260.161 260.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.001024 4096 4.58939e-41 1664 20704 4.05914 137.97 131.113 273.192 273.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.001024 4096 4.58239e-41 1664 20672 4.05914 93.1309 131.002 228.243 228.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.001024 4096 4.58379e-41 1664 20640 4.05693 78.9471 131.124 214.18 214.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.001024 4096 4.57622e-41 1664 20608 4.06118 68.8774 131.093 204.083 204.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.001024 4096 4.57076e-41 1664 20480 4.03222 64.9166 130.503 199.502 199.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.001024 4096 4.5786e-41 1664 20544 4.05552 60.4245 130.996 195.526 195.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 0.001024 4096 4.58953e-41 1664 20384 4.03046 58.3676 130.313 192.762 192.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 0.001024 4096 4.56123e-41 1664 20480 4.05709 56.0062 131.002 191.115 191.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 0.001024 4096 4.5723e-41 1560 20608 4.03446 52.6391 130.398 187.122 187.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 0.001024 4096 4.56039e-41 1600 20608 4.04842 52.4082 130.881 187.388 187.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 0.001024 4096 4.58673e-41 1550 20720 4.05565 51.3724 131.184 186.662 186.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 0.001024 4096 4.58967e-41 1584 20440 4.02525 52.5865 129.987 186.653 186.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 0.001024 4096 4.58827e-41 1568 20736 4.03104 58.5277 130.553 193.163 193.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 0.001024 4096 4.5723e-41 1568 20160 4.00794 82.8388 129.358 216.257 216.318
