****************************************
Report : constraint
        -all_violators
Design : riscv_core
Version: O-2018.06-SP1
Date   : Tue Mar  5 10:35:28 2024
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   id_stage_i/n20              57.08          99.74         -42.66  (VIOLATED) 
     PIN : id_stage_i/U1581/X    57.08        99.74         -42.66  (VIOLATED) 

   id_stage_i/n18              57.08          91.45         -34.37  (VIOLATED) 
     PIN : id_stage_i/U1579/X    57.08        91.45         -34.37  (VIOLATED) 

   id_stage_i/n17              57.08          84.08         -27.00  (VIOLATED) 
     PIN : id_stage_i/U1575/X    57.08        84.08         -27.00  (VIOLATED) 

   id_stage_i/n22              57.08          83.54         -26.46  (VIOLATED) 
     PIN : id_stage_i/U1583/X    57.08        83.54         -26.46  (VIOLATED) 

   id_stage_i/n21              57.08          80.36         -23.28  (VIOLATED) 
     PIN : id_stage_i/U1577/X    57.08        80.36         -23.28  (VIOLATED) 

   id_stage_i/n527             57.08          75.79         -18.71  (VIOLATED) 
     PIN : id_stage_i/U1794/X    57.08        75.79         -18.71  (VIOLATED) 

   id_stage_i/n19              57.08          74.03         -16.95  (VIOLATED) 
     PIN : id_stage_i/U1573/X    57.08        74.03         -16.95  (VIOLATED) 

   if_stage_i/n196             57.08          72.45         -15.37  (VIOLATED) 
     PIN : if_stage_i/U323/X    57.08         72.45         -15.37  (VIOLATED) 

   data_be_o[3]                29.25          41.08         -11.83  (VIOLATED) 
     PIN : load_store_unit_i/U406/X    29.25    41.08       -11.83  (VIOLATED) 

   ex_stage_i/mult_i/short_imm[4]     9.97    15.81          -5.85  (VIOLATED) 
     PIN : ex_stage_i/mult_i/U43/X     9.97    15.81         -5.85  (VIOLATED) 

   id_stage_i/mult_signed_mode[0]     9.97    13.07          -3.11  (VIOLATED) 
     PIN : id_stage_i/decoder_i/U445/X     9.97    13.07     -3.11  (VIOLATED) 

   if_stage_i/prefetch_32_prefetch_buffer_i/fifo_clear     9.97    12.34    -2.38 (VIOLATED)
     PIN : if_stage_i/prefetch_32_prefetch_buffer_i/U229/X     9.97    12.34    -2.38 (VIOLATED)

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 12


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 12
1
