// Seed: 3750574564
module module_0 (
    input tri0 id_0,
    input wor module_0,
    output tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5
);
  assign id_2 = 1'd0;
  id_7 :
  assert property (@(posedge id_3) 1)
  else $display(id_7, 1'b0 & 1 == 1);
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wand id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    output tri0 id_6,
    output tri id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wire id_10,
    output tri1 id_11,
    output supply0 id_12,
    output tri id_13,
    output wand id_14,
    input wire id_15
    , id_21,
    output supply0 id_16,
    input wor id_17,
    input tri0 id_18,
    input wor id_19
);
  wire id_22;
  wire id_23;
  module_0(
      id_0, id_0, id_13, id_3, id_11, id_2
  );
  wire id_24;
endmodule
