;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SLT <300, 90
	SPL 0, <405
	SUB @27, 0
	MOV -1, <-20
	SPL -0, <-102
	DJN 0, <2
	ADD 270, 1
	SLT 0, @2
	ADD 30, 7
	ADD 30, 7
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 159
	MOV -80, <-20
	MOV -80, <-20
	SUB 0, 300
	MOV -7, <-20
	SUB @121, 159
	MOV -80, <-20
	DAT #0, <402
	DAT <300, #90
	ADD 30, 9
	ADD 30, 9
	SUB #0, -19
	SUB #0, -19
	SUB @121, 103
	ADD 270, 1
	CMP @121, 103
	SUB @121, 106
	SLT 0, @2
	SLT 0, @2
	SUB 2, @0
	SPL <-1, @-20
	SPL <-1, @-20
	ADD -110, 909
	SPL 0, <402
	SUB 300, 90
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SUB <-1, <-20
	SPL 0, <402
	DJN -1, @-20
	ADD -110, 909
