Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ilya/Desktop/lab6_test/lab6/scheme_scheme_sch_tb_isim_beh.exe -prj C:/Users/ilya/Desktop/lab6_test/lab6/scheme_scheme_sch_tb_beh.prj work.scheme_scheme_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ilya/Desktop/lab6_test/lab6/scheme.vhf" into library work
Parsing VHDL file "C:/Users/ilya/Desktop/lab6_test/lab6/scheme1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture behavioral of entity ADD1_MXILINX_scheme [add1_mxilinx_scheme_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture fdcp_v of entity FDCP [\FDCP('0')\]
Compiling architecture behavioral of entity FD_MXILINX_scheme [\FD_MXILINX_scheme('0')\]
Compiling architecture behavioral of entity scheme [scheme_default]
Compiling architecture behavioral of entity scheme_scheme_sch_tb
Time Resolution for simulation is 1ps.
Compiled 25 VHDL Units
Built simulation executable C:/Users/ilya/Desktop/lab6_test/lab6/scheme_scheme_sch_tb_isim_beh.exe
Fuse Memory Usage: 46404 KB
Fuse CPU Usage: 639 ms
