
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module StcMemoryCorres</title>
<meta name="description" content="Documentation of Coq module StcMemoryCorres" />
<link href="coq2html.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="coq2html.js"> </script>
</head>

<body onload="hideAll('proofscript')">
<h1 class="title">Module StcMemoryCorres</h1>
<div class="coq">
<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Common.Common.html">Common</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Environment.html">Environment</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Operators.html">Operators</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.IndexedStreams.html">IndexedStreams</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.CoreExpr.CESyntax.html">CoreExpr.CESyntax</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.CoreExpr.CESemantics.html">CoreExpr.CESemantics</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Clocks.html">Clocks</a></span>.<br/>
<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.VelusMemory.html">VelusMemory</a></span>.<br/>
<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Stc.StcSyntax.html">Stc.StcSyntax</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Stc.StcOrdered.html">Stc.StcOrdered</a></span>.<br/>
<span class="kwd">From</span> <span class="id">Velus</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="Velus.Stc.StcSemantics.html">Stc.StcSemantics</a></span>.<br/>
<br/>
<span class="kwd">From</span> <span class="id">Coq</span> <span class="kwd">Require</span> <span class="kwd">Import</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html">List</a></span>.<br/>
<span class="kwd">Import</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#ListNotations">List.ListNotations</a></span>.<br/>
<span class="kwd">Open</span> <span class="kwd">Scope</span> <span class="id">list_scope</span>.<br/>
<br/>
<span class="kwd">Module</span> <span class="kwd">Type</span> <span class="id"><a name="STCMEMORYCORRES">STCMEMORYCORRES</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Ids</span>   : <span class="id"><a href="Velus.Common.Common.html#IDS">IDS</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Op</span>    : <span class="id"><a href="Velus.Operators.html#OPERATORS">OPERATORS</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">OpAux</span> : <span class="id"><a href="Velus.Operators.html#OPERATORS_AUX">OPERATORS_AUX</a></span>  <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Cks</span>   : <span class="id"><a href="Velus.Clocks.html#CLOCKS">CLOCKS</a></span>         <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Str</span>   : <span class="id"><a href="Velus.IndexedStreams.html#INDEXEDSTREAMS">INDEXEDSTREAMS</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">CESyn</span> : <span class="id"><a href="Velus.CoreExpr.CESyntax.html#CESYNTAX">CESYNTAX</a></span>       <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Syn</span>   : <span class="id"><a href="Velus.Stc.StcSyntax.html#STCSYNTAX">STCSYNTAX</a></span>      <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Ord</span>   : <span class="id"><a href="Velus.Stc.StcOrdered.html#STCORDERED">STCORDERED</a></span>     <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn">Syn</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">CESem</span> : <span class="id"><a href="Velus.CoreExpr.CESemantics.html#CESEMANTICS">CESEMANTICS</a></span>    <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str">Str</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">Import</span> <span class="id">Sem</span>   : <span class="id"><a href="Velus.Stc.StcSemantics.html#STCSEMANTICS">STCSEMANTICS</a></span>   <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn">Syn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ord">Ord</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str">Str</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem">CESem</a></span>).<br/>
<br/>
&nbsp;&nbsp;<span class="kwd">Definition</span> <span class="id"><a name="STCMEMORYCORRES.state">state</a></span> := <span class="id"><a href="Velus.VelusMemory.html#memory">memory</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op.value">value</a></span>.<br/>
&nbsp;&nbsp;<span class="kwd">Definition</span> <span class="id"><a name="STCMEMORYCORRES.menv">menv</a></span> := <span class="id"><a href="Velus.VelusMemory.html#memory">memory</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op.value">value</a></span>.<br/>
<br/>
&nbsp;&nbsp;<span class="kwd">Definition</span> <span class="id"><a name="STCMEMORYCORRES.value_corres">value_corres</a></span> (<span class="id">x</span>: <span class="id"><a href="Velus.Common.Common.html#ident">ident</a></span>) (<span class="id">S</span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state">state</a></span>) (<span class="id">me</span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.menv">menv</a></span>) : <span class="kwd">Prop</span> :=<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span> = <span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">me</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="kwd">Definition</span> <span class="id"><a name="STCMEMORYCORRES.state_corres">state_corres</a></span> (<span class="id">s</span>: <span class="id"><a href="Velus.Common.Common.html#ident">ident</a></span>) (<span class="id">S</span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state">state</a></span>) (<span class="id">me</span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.menv">menv</a></span>) : <span class="kwd">Prop</span> :=<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id">S</span> ⌈≋⌉ <span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id">me</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="kwd">Definition</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">R</span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.env">env</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">b</span>: <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#bool">bool</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">tcs</span>: <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#list">list</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.trconstr">trconstr</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">S</span> <span class="id">I</span> <span class="id">S</span>': <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state">state</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">me</span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.menv">menv</a></span>) : <span class="kwd">Prop</span> :=<br/>
&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">x</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(~<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in">Is_update_last_in</a></span> <span class="id">x</span> <span class="id">tcs</span> /\ ~<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in">Is_update_next_in</a></span> <span class="id">x</span> <span class="id">tcs</span> /\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in">Is_reset_state_in</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span> <span class="id">x</span> <span class="id">S</span> <span class="id">me</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(~<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in">Is_update_last_in</a></span> <span class="id">x</span> <span class="id">tcs</span> /\ ~<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in">Is_update_next_in</a></span> <span class="id">x</span> <span class="id">tcs</span> /\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">exists</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in">Is_reset_state_in</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">tcs</span> /\ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span> <span class="id">x</span> <span class="id">I</span> <span class="id">me</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in">Is_update_last_in</a></span> <span class="id">x</span> <span class="id">tcs</span> \/ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in">Is_update_next_in</a></span> <span class="id">x</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span> <span class="id">x</span> <span class="id">S</span>' <span class="id">me</span>))<br/>
&nbsp;&nbsp;&nbsp;&nbsp;/\ (<span class="kwd">forall</span> <span class="id">s</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id">tcs</span> /\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in">Is_reset_inst_in</a></span> <span class="id">s</span> <span class="id">ck</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span> <span class="id">s</span> <span class="id">S</span> <span class="id">me</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id">tcs</span> /\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">exists</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in">Is_reset_inst_in</a></span> <span class="id">s</span> <span class="id">ck</span> <span class="id">tcs</span> /\ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span> <span class="id">s</span> <span class="id">I</span> <span class="id">me</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/\<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span> <span class="id">s</span> <span class="id">S</span>' <span class="id">me</span>)).<br/>
<br/>
&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.value_corres_equal_memory">value_corres_equal_memory</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">S</span> <span class="id">M</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">S</span> ≋ <span class="id">M</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span> <span class="id">x</span> <span class="id">S</span> <span class="id">M</span>.<br/>
<div>&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof1')">Proof.</span></div>
<div class="proofscript" id="proof1">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">E</span>; <span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>; <span class="id">now</span> <span class="id">rewrite</span> <span class="id">E</span>.<br/>
&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.state_corres_equal_memory">state_corres_equal_memory</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">s</span> <span class="id">S</span> <span class="id">M</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">S</span> ≋ <span class="id">M</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span> <span class="id">s</span> <span class="id">S</span> <span class="id">M</span>.<br/>
<div>&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof2')">Proof.</span></div>
<div class="proofscript" id="proof2">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">E</span>; <span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">now</span> <span class="id">rewrite</span> <span class="id">E</span>.<br/>
&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_empty_equal_memory">Memory_Corres_empty_equal_memory</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">R</span> <span class="id">b</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>' <span class="id">me</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">S</span> ≋ <span class="id">me</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id">R</span> <span class="id">b</span> [] <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>' <span class="id">me</span>.<br/>
<div>&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof3')">Proof.</span></div>
<div class="proofscript" id="proof3">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">repeat</span> <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> <span class="id">_</span>. <span class="id">now</span> <span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres_equal_memory">value_corres_equal_memory</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> (<span class="id">_</span>&amp;<span class="id">_</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">_</span>)). <span class="id">inv</span> <span class="id">Reset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> [<span class="id">Up</span>|<span class="id">Up</span>]; <span class="id">inv</span> <span class="id">Up</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">repeat</span> <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> <span class="id">_</span>. <span class="id">now</span> <span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres_equal_memory">state_corres_equal_memory</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> (<span class="id">_</span>&amp;(?&amp;<span class="id">Res</span>&amp;<span class="id">_</span>)). <span class="id">inv</span> <span class="id">Res</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> <span class="id">Step</span>. <span class="id">inv</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.state_reset_or_not_reset_dec">state_reset_or_not_reset_dec</a></span> {<span class="id">prefs</span>} :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> (<span class="id">P</span>: @<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.program">program</a></span> <span class="id">prefs</span>) <span class="id">b</span> <span class="id">R</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>' <span class="id">x</span> <span class="id">tcs</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.sem_trconstr">sem_trconstr</a></span> <span class="id">P</span> <span class="id">b</span> <span class="id">R</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>') <span class="id">tcs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in">Is_reset_state_in</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) \/<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">exists</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in">Is_reset_state_in</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">tcs</span> /\ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span>).<br/>
<div>&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof4')">Proof.</span></div>
<div class="proofscript" id="proof4">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span> <span class="id">tcs</span>; <span class="id">intros</span> * <span class="id">Sems</span>; <span class="id">inv</span> <span class="id">Sems</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">left</span>. <span class="id">intros</span> ? <span class="id">Hin</span>. <span class="id">inv</span> <span class="id">Hin</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">specialize</span> (<span class="id">IHtcs</span> <span class="id">H2</span>) <span class="kwd">as</span> [<span class="id">NotReset</span>|(<span class="id">ck</span>&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">all</span>:<span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in_reflect">Is_reset_state_in_reflect</a></span>; <span class="id">simpl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2:<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eqb">ident_eqb</a></span> <span class="id">x</span> <span class="id">x0</span>); <span class="id">simpl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2:<span class="id">setoid_rewrite</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Bool.Bool.html#orb_true_iff">Bool.orb_true_iff</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks.clock_eq_spec">clock_eq_spec</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">all</span>:<span class="id">setoid_rewrite</span> &lt;-<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in_reflect">Is_reset_state_in_reflect</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id">r</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">left</span>. <span class="id">intros</span> <span class="id">ck</span>' [?|?]; <span class="id">subst</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">right</span>. <span class="kwd">exists</span> <span class="id">ck</span>; <span class="id">split</span>; <span class="id">auto</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.inst_reset_or_not_reset_dec">inst_reset_or_not_reset_dec</a></span> {<span class="id">prefs</span>} :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> (<span class="id">P</span>: @<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.program">program</a></span> <span class="id">prefs</span>) <span class="id">b</span> <span class="id">R</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>' <span class="id">i</span> <span class="id">tcs</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.sem_trconstr">sem_trconstr</a></span> <span class="id">P</span> <span class="id">b</span> <span class="id">R</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>') <span class="id">tcs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in">Is_reset_inst_in</a></span> <span class="id">i</span> <span class="id">ck</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) \/<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">exists</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in">Is_reset_inst_in</a></span> <span class="id">i</span> <span class="id">ck</span> <span class="id">tcs</span> /\ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id">R</span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span>).<br/>
<div>&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof5')">Proof.</span></div>
<div class="proofscript" id="proof5">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span> <span class="id">tcs</span>; <span class="id">intros</span> * <span class="id">Sems</span>; <span class="id">inv</span> <span class="id">Sems</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">left</span>. <span class="id">intros</span> ? <span class="id">Hin</span>. <span class="id">inv</span> <span class="id">Hin</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">specialize</span> (<span class="id">IHtcs</span> <span class="id">H2</span>) <span class="kwd">as</span> [<span class="id">NotReset</span>|(<span class="id">ck</span>&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">all</span>:<span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in_reflect">Is_reset_inst_in_reflect</a></span>; <span class="id">simpl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3:<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eqb">ident_eqb</a></span> <span class="id">i</span> <span class="id">i0</span>); <span class="id">simpl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3:<span class="id">setoid_rewrite</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Bool.Bool.html#orb_true_iff">Bool.orb_true_iff</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks.clock_eq_spec">clock_eq_spec</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">all</span>:<span class="id">try</span> <span class="id">setoid_rewrite</span> &lt;-<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in_reflect">Is_reset_inst_in_reflect</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id">r</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">left</span>. <span class="id">intros</span> <span class="id">ck</span>' [?|?]; <span class="id">subst</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">right</span>. <span class="kwd">exists</span> <span class="id">ck</span>; <span class="id">split</span>; <span class="id">auto</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_equal_memory">Memory_Corres_equal_memory</a></span> {<span class="id">prefs</span>} :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> (<span class="id">P</span>: @<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.program">program</a></span> <span class="id">prefs</span>) <span class="id">tcs</span> <span class="id">R</span> <span class="id">b</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>' <span class="id">me</span> <span class="id">resets</span> <span class="id">subs</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.sem_trconstr">sem_trconstr</a></span> <span class="id">P</span> <span class="id">b</span> <span class="id">R</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>') <span class="id">tcs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id">R</span> <span class="id">b</span> <span class="id">tcs</span> <span class="id">S</span> <span class="id">I</span> <span class="id">S</span>' <span class="id">me</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_states">state_closed_states</a></span> <span class="id">resets</span> <span class="id">S</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_insts">state_closed_insts</a></span> <span class="id">P</span> <span class="id">subs</span> <span class="id">S</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_states">state_closed_states</a></span> <span class="id">resets</span> <span class="id">S</span>' -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_insts">state_closed_insts</a></span> <span class="id">P</span> <span class="id">subs</span> <span class="id">S</span>' -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">x</span>, <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#In">In</a></span> <span class="id">x</span> <span class="id">resets</span> &lt;-&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in">Is_update_last_in</a></span> <span class="id">x</span> <span class="id">tcs</span> \/ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in">Is_update_next_in</a></span> <span class="id">x</span> <span class="id">tcs</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in">Is_reset_state_in</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#In">In</a></span> <span class="id">x</span> <span class="id">resets</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">i</span>, <span class="id"><a href="Velus.Common.CommonList.html#InMembers">InMembers</a></span> <span class="id">i</span> <span class="id">subs</span> &lt;-&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">i</span> <span class="id">tcs</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="kwd">forall</span> <span class="id">i</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_inst_in">Is_reset_inst_in</a></span> <span class="id">i</span> <span class="id">ck</span> <span class="id">tcs</span> -&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">i</span> <span class="id">tcs</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">me</span> ≋ <span class="id">S</span>'.<br/>
<div>&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof6')">Proof.</span></div>
<div class="proofscript" id="proof6">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Sems</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>) <span class="id">ResetClosed</span> <span class="id">InstsClosed</span> <span class="id">ResetClosed</span>' <span class="id">InstsClosed</span>'<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">SpecReset</span> <span class="id">ResetState</span> <span class="id">SpecStep</span> <span class="id">ResetStep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intro</span> <span class="id">x</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in_dec">Is_update_last_in_dec</a></span> <span class="id">x</span> <span class="id">tcs</span>) <span class="kwd">as</span> [<span class="id">Last</span>|<span class="id">NLast</span>]. 1:<span class="id">eapply</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Logic.html#or_introl">or_introl</a></span>, <span class="id">States</span> <span class="kwd">in</span> <span class="id">Last</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in_dec">Is_update_next_in_dec</a></span> <span class="id">x</span> <span class="id">tcs</span>) <span class="kwd">as</span> [<span class="kwd">Next</span>|<span class="id">NNext</span>]. 1:<span class="id">eapply</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Logic.html#or_intror">or_intror</a></span>, <span class="id">States</span> <span class="kwd">in</span> <span class="kwd">Next</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#In">In</a></span> <span class="id">x</span> <span class="id">resets</span>) <span class="kwd">as</span> <span class="id">Nin</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">intros</span> <span class="id">contra</span>. <span class="id">apply</span> <span class="id">SpecReset</span> <span class="kwd">in</span> <span class="id">contra</span> <span class="kwd">as</span> [|]; <span class="id">eauto</span>. }<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#None">None</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#not_Some_is_None">not_Some_is_None</a></span>; <span class="id">intros</span> * <span class="id">Find</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Nin</span>, <span class="id">ResetClosed</span>, <span class="id"><a href="Velus.Common.Common.html#not_None_is_Some">not_None_is_Some</a></span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#None">None</a></span>) <span class="kwd">as</span> <span class="id">E</span>'.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#not_Some_is_None">not_Some_is_None</a></span>; <span class="id">intros</span> * <span class="id">Find</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Nin</span>, <span class="id">ResetClosed</span>', <span class="id"><a href="Velus.Common.Common.html#not_None_is_Some">not_None_is_Some</a></span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>, <span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="kwd">in</span> *.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~<span class="kwd">exists</span> <span class="id">ck</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in">Is_reset_state_in</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">tcs</span>) <span class="kwd">as</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">intros</span> (?&amp;<span class="id">contra</span>). <span class="id">apply</span> <span class="id">ResetState</span> <span class="kwd">in</span> <span class="id">contra</span>. <span class="id">apply</span> <span class="id">SpecReset</span> <span class="kwd">in</span> <span class="id">contra</span> <span class="kwd">as</span> [|]; <span class="id">auto</span>. }<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id">E</span>', &lt;-<span class="id">H</span>. <span class="id">symmetry</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>. <span class="id">contradict</span> <span class="id">NReset</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Environment.html#Env.In_find">Env.In_find</a></span>; <span class="id">intro</span> <span class="id">i</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in_dec">Is_update_inst_in_dec</a></span> <span class="id">i</span> <span class="id">tcs</span>) <span class="kwd">as</span> [<span class="id">Step</span>|<span class="id">Nstep</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">apply</span> <span class="id">Insts</span> <span class="kwd">in</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>, <span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="kwd">in</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>; <span class="id">intros</span> (?&amp; <span class="id">Find</span>); <span class="id">rewrite</span> <span class="id">Find</span> <span class="kwd">in</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- <span class="id">apply</span> <span class="id"><a href="Velus.VelusMemory.html#orel_find_inst_Some">orel_find_inst_Some</a></span> <span class="kwd">in</span> <span class="id">Step</span> <span class="kwd">as</span> (?&amp;?&amp;?); <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- <span class="id">symmetry</span> <span class="kwd">in</span> <span class="id">Step</span>; <span class="id">apply</span> <span class="id"><a href="Velus.VelusMemory.html#orel_find_inst_Some">orel_find_inst_Some</a></span> <span class="kwd">in</span> <span class="id">Step</span> <span class="kwd">as</span> (?&amp;?&amp;?); <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.inst_reset_or_not_reset_dec">inst_reset_or_not_reset_dec</a></span> <span class="kwd">with</span> (<span class="id">i</span>:=<span class="id">i</span>) <span class="kwd">in</span> <span class="id">Sems</span> <span class="kwd">as</span> [<span class="id">NotReset</span>|(?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- <span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span> <span class="id">i</span> <span class="id">S</span> <span class="id">me</span>) <span class="kwd">as</span> <span class="id">Corres</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">i</span> <span class="id">S</span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#None">None</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#not_Some_is_None">not_Some_is_None</a></span>; <span class="id">intros</span> * <span class="id">Find</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Nstep</span>, <span class="id">SpecStep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_insts_InMembers">state_closed_insts_InMembers</a></span> <span class="kwd">in</span> <span class="id">InstsClosed</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">i</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#None">None</a></span>) <span class="kwd">as</span> <span class="id">E</span>'.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#not_Some_is_None">not_Some_is_None</a></span>; <span class="id">intros</span> * <span class="id">Find</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Nstep</span>, <span class="id">SpecStep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_insts_InMembers">state_closed_insts_InMembers</a></span> <span class="kwd">in</span> <span class="id">InstsClosed</span>'; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">i</span> <span class="id">me</span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#None">None</a></span>) <span class="kwd">as</span> <span class="id">E</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#not_Some_is_None">not_Some_is_None</a></span>; <span class="id">intros</span> * <span class="id">Find</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span> <span class="kwd">in</span> <span class="id">Corres</span>; <span class="id">rewrite</span> <span class="id">Find</span> <span class="kwd">in</span> <span class="id">Corres</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.VelusMemory.html#orel_find_inst_Some">orel_find_inst_Some</a></span> <span class="kwd">in</span> <span class="id">Corres</span> <span class="kwd">as</span> (?&amp;?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">setoid_rewrite</span> <span class="id">E</span>'; <span class="id">setoid_rewrite</span> <span class="id">E</span>; <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- <span class="id">apply</span> <span class="id">ResetStep</span> <span class="kwd">in</span> <span class="id">Rst</span>; <span class="id">contradiction</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Environment.html#Env.Props.P.F.find_mapsto_iff">Env.Props.P.F.find_mapsto_iff</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> <span class="id">i</span> <span class="id">me_i</span> <span class="id">Si</span>' <span class="id">Find</span> <span class="id">Find</span>'.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in_dec">Is_update_inst_in_dec</a></span> <span class="id">i</span> <span class="id">tcs</span>) <span class="kwd">as</span> [<span class="id">Step</span>|<span class="id">Nstep</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">apply</span> <span class="id">Insts</span> <span class="kwd">in</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>, <span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="kwd">in</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id">Find</span>, <span class="id">Find</span>' <span class="kwd">in</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Step</span>; <span class="id">symmetry</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.inst_reset_or_not_reset_dec">inst_reset_or_not_reset_dec</a></span> <span class="kwd">with</span> (<span class="id">i</span>:=<span class="id">i</span>) <span class="kwd">in</span> <span class="id">Sems</span> <span class="kwd">as</span> [<span class="id">NotReset</span>|(?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- <span class="id">exfalso</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Nstep</span>, <span class="id">SpecStep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem.state_closed_insts_InMembers">state_closed_insts_InMembers</a></span> <span class="kwd">in</span> <span class="id">InstsClosed</span>'; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- <span class="id">apply</span> <span class="id">ResetStep</span> <span class="kwd">in</span> <span class="id">Rst</span>; <span class="id">contradiction</span>.<br/>
&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">Section</span> <span class="id"><a name="STCMEMORYCORRES.Preservation">Preservation</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Variable</span> (<span class="id"><a name="STCMEMORYCORRES.Preservation.R">R</a></span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.env">env</a></span>) (<span class="id"><a name="STCMEMORYCORRES.Preservation.b">b</a></span> : <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#bool">bool</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Variables</span> (<span class="id"><a name="STCMEMORYCORRES.Preservation.tcs">tcs</a></span>: <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#list">list</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.trconstr">trconstr</a></span>) (<span class="id"><a name="STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a name="STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>': <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state">state</a></span>) (<span class="id"><a name="STCMEMORYCORRES.Preservation.me">me</a></span>: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.menv">menv</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Hypothesis</span> <span class="id"><a name="STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span>:  <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Def">Memory_Corres_Def</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ce</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcDef">TcDef</a></span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ce</span> :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof7')">Proof.</span></div>
<div class="proofscript" id="proof7">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">Lasts</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>; <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">NReset</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">NReset</span>. <span class="id">inv</span> <span class="id">H4</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intros</span> * <span class="id">Rst</span>; <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inversion_clear</span> <span class="id">Rst</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">IsSt</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">IsSt</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Reset_present">Memory_Corres_Reset_present</a></span> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ty</span> <span class="id">c0</span> <span class="id">v</span> <span class="id">v0</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">v</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">v0</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;~<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in">Is_update_last_in</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span> -&gt; <br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;~<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in">Is_update_next_in</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span> -&gt; <br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcReset">TcReset</a></span> <span class="id">ck</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.ResState">ResState</a></span> <span class="id">x</span> <span class="id">ty</span> <span class="id">c0</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' (<span class="id"><a href="Velus.VelusMemory.html#add_val">add_val</a></span> <span class="id">x</span> <span class="id">v0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>).<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof8')">Proof.</span></div>
<div class="proofscript" id="proof8">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">Lasts</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">Clock</span> <span class="id">Hfind1</span> <span class="id">Hfind2</span> <span class="id">Hnlast</span> <span class="id">Hnnext</span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">x0</span> &lt;&gt; <span class="id">x</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">intro</span>; <span class="id">subst</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant_det">sem_clock_instant_det</a></span> <span class="kwd">in</span> <span class="id">Clock</span>; [|<span class="id">eapply</span> <span class="id">NReset</span>]; <span class="id">try</span> <span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">left</span>; <span class="id">constructor</span>. }<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>. <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(<span class="id">ckr</span>&amp;<span class="id">NReset</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">NReset</span> <span class="kwd">as</span> [?? <span class="id">Reset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Reset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gss">find_val_gss</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">x</span> <span class="id">x0</span>); <span class="id">subst</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gss">find_val_gss</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">x</span> <span class="id">x0</span>); <span class="id">subst</span>; [<span class="id">contradiction</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:(<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>; <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>; <span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_add_val">find_inst_add_val</a></span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_add_val">find_inst_add_val</a></span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Reset_absent">Memory_Corres_Reset_absent</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ty</span> <span class="id">c0</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcReset">TcReset</a></span> <span class="id">ck</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.ResState">ResState</a></span> <span class="id">x</span> <span class="id">ty</span> <span class="id">c0</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof9')">Proof.</span></div>
<div class="proofscript" id="proof9">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">Lasts</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">Clock</span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>. <span class="id">apply</span> <span class="id">NReset</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(<span class="id">ckr</span>&amp;<span class="id">NReset</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">NReset</span> <span class="kwd">as</span> [?? <span class="id">Reset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Reset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">exfalso</span>. <span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant_det">sem_clock_instant_det</a></span> <span class="kwd">in</span> <span class="id">Clock</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">apply</span> <span class="id">Lasts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id">reset_or_not_reset_dec</span>' : <span class="kwd">forall</span> <span class="id">b</span> <span class="id">R</span> <span class="id">ckrs</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> =&gt; <span class="kwd">exists</span> <span class="id">r</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> <span class="id">R</span> <span class="id">ckr</span> <span class="id">r</span>) <span class="id">ckrs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> =&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> <span class="id">R</span> <span class="id">ckr</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) <span class="id">ckrs</span> \/<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Exists">Exists</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> =&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id">b</span> <span class="id">R</span> <span class="id">ckr</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span>) <span class="id">ckrs</span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof10')">Proof.</span></div>
<div class="proofscript" id="proof10">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Hf</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span> <span class="id">Hf</span> <span class="kwd">as</span> [|??([|]&amp;?)]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id">IHHf</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Last_present">Memory_Corres_Last_present</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ckrs</span> <span class="id">e</span> <span class="id">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdLast">UpdLast</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' (<span class="id"><a href="Velus.VelusMemory.html#add_val">add_val</a></span> <span class="id">x</span> <span class="id">c</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>).<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof11')">Proof.</span></div>
<div class="proofscript" id="proof11">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">x0</span> &lt;&gt; <span class="id">x</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">subst</span>; <span class="id">apply</span> <span class="id">Last</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Reset</span>. <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">NReset</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">NReset</span> <span class="kwd">as</span> [?? <span class="id">Reset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Reset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">assert</span> (<span class="id">x0</span> &lt;&gt; <span class="id">x</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">subst</span>; <span class="id">apply</span> <span class="id">Last</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">all</span>:<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>; <span class="id">rewrite</span> <span class="id">H</span>, <span class="id"><a href="Velus.VelusMemory.html#find_val_gss">find_val_gss</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:(<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">x</span> <span class="id">x0</span>); <span class="id">subst</span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gss">find_val_gss</a></span>|<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>]; <span class="id">auto</span>; <span class="id">apply</span> <span class="id">States</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_add_val">find_inst_add_val</a></span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_add_val">find_inst_add_val</a></span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Last_absent">Memory_Corres_Last_absent</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ckrs</span> <span class="id">e</span> <span class="id">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.last_consistency">last_consistency</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdLast">UpdLast</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> =&gt; <span class="kwd">exists</span> <span class="id">r</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ckr</span> <span class="id">r</span>) <span class="id">ckrs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> : <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks.clock">clock</a></span> =&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ckr</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) <span class="id">ckrs</span> -&gt; <span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdLast">UpdLast</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof12')">Proof.</span></div>
<div class="proofscript" id="proof12">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">SpecReset</span> <span class="id">ClockR</span> <span class="id">Eq1</span> <span class="id">Eq2</span> <span class="id">Eq3</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">apply</span> <span class="id">NReset</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Reset</span> <span class="kwd">as</span> [?? <span class="id">NReset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NNext</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in_dec">Is_update_last_in_dec</a></span> <span class="id">x0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>); [<span class="id">eapply</span> <span class="id">States</span>; <span class="id">eauto</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in_dec">Is_update_next_in_dec</a></span> <span class="id">x0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>); [<span class="id">eapply</span> <span class="id">States</span>; <span class="id">eauto</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|?? <span class="id">Last</span>]; [|<span class="id">contradiction</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Last_with_reset_in">Last_with_reset_in</a></span> <span class="id">x</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdLast">UpdLast</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)) <span class="kwd">as</span> <span class="id">SpecLast</span> <span class="kwd">by</span> (<span class="id">left</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">SpecReset</span> <span class="kwd">in</span> <span class="id">SpecLast</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in_reflect">Is_reset_state_in_reflect</a></span> <span class="kwd">in</span> <span class="id">SpecLast</span>. <span class="id">simpl</span> <span class="kwd">in</span> <span class="id">SpecLast</span>. <span class="id">setoid_rewrite</span> &lt;-<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in_reflect">Is_reset_state_in_reflect</a></span> <span class="kwd">in</span> <span class="id">SpecLast</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">reset_or_not_reset_dec</span>' <span class="kwd">in</span> <span class="id">ClockR</span> <span class="kwd">as</span> [<span class="id">Reset</span>|<span class="id">NotReset</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">specialize</span> (<span class="id">Eq1</span> <span class="id">Reset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>. <span class="id">rewrite</span> <span class="id">Eq3</span>, &lt;-<span class="id">Eq1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">IReset</span>. <span class="id">eapply</span> <span class="id">SpecLast</span>, <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall_forall">Forall_forall</a></span> <span class="kwd">in</span> <span class="id">IReset</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>. <span class="id">rewrite</span> <span class="id">Eq3</span>, &lt;-<span class="id">Eq2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Exists_exists">Exists_exists</a></span> <span class="kwd">in</span> <span class="id">NotReset</span> <span class="kwd">as</span> (<span class="id">ckr</span>&amp;<span class="id">Hsem</span>&amp;<span class="id">Hin</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">exists</span> <span class="id">ckr</span>. <span class="id">rewrite</span> &lt;-<span class="id">SpecLast</span>. <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inversion_clear</span> <span class="id">NNext</span> <span class="kwd">as</span> [?? []|?? <span class="kwd">Next</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Next_present">Memory_Corres_Next_present</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ckrs</span> <span class="id">e</span> <span class="id">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdNext">UpdNext</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' (<span class="id"><a href="Velus.VelusMemory.html#add_val">add_val</a></span> <span class="id">x</span> <span class="id">c</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>).<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof13')">Proof.</span></div>
<div class="proofscript" id="proof13">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">x0</span> &lt;&gt; <span class="id">x</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">subst</span>; <span class="id">apply</span> <span class="kwd">Next</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Reset</span>. <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">NReset</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">NReset</span> <span class="kwd">as</span> [?? <span class="id">Reset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Reset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">assert</span> (<span class="id">x0</span> &lt;&gt; <span class="id">x</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">subst</span>; <span class="id">apply</span> <span class="kwd">Next</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">all</span>:<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>; <span class="id">rewrite</span> <span class="id">H</span>, <span class="id"><a href="Velus.VelusMemory.html#find_val_gss">find_val_gss</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:(<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">x</span> <span class="id">x0</span>); <span class="id">subst</span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gss">find_val_gss</a></span>|<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_val_gso">find_val_gso</a></span>]; <span class="id">auto</span>; <span class="id">apply</span> <span class="id">States</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_add_val">find_inst_add_val</a></span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">ClockR</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_add_val">find_inst_add_val</a></span>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Next_absent">Memory_Corres_Next_absent</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">x</span> <span class="id">ck</span> <span class="id">ckrs</span> <span class="id">e</span> <span class="id">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.next_consistency">next_consistency</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdNext">UpdNext</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> =&gt; <span class="kwd">exists</span> <span class="id">r</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ckr</span> <span class="id">r</span>) <span class="id">ckrs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> : <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks.clock">clock</a></span> =&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ckr</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) <span class="id">ckrs</span> -&gt; <span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_val">find_val</a></span> <span class="id">x</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">c</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdNext">UpdNext</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof14')">Proof.</span></div>
<div class="proofscript" id="proof14">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">SpecReset</span> <span class="id">ClockR</span> <span class="id">Eq1</span> <span class="id">Eq2</span> <span class="id">Eq3</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">apply</span> <span class="id">NReset</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Reset</span> <span class="kwd">as</span> [?? <span class="id">NReset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NNext</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? []|?? <span class="kwd">Next</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_last_in_dec">Is_update_last_in_dec</a></span> <span class="id">x0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>); [<span class="id">eapply</span> <span class="id">States</span>; <span class="id">eauto</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_next_in_dec">Is_update_next_in_dec</a></span> <span class="id">x0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>); [<span class="id">eapply</span> <span class="id">States</span>; <span class="id">eauto</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">NNext</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|?? <span class="id">Last</span>]; [|<span class="id">contradiction</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Next_with_reset_in">Next_with_reset_in</a></span> <span class="id">x</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdNext">UpdNext</a></span> <span class="id">x</span> <span class="id">e</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)) <span class="kwd">as</span> <span class="id">SpecLast</span> <span class="kwd">by</span> (<span class="id">left</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">SpecReset</span> <span class="kwd">in</span> <span class="id">SpecLast</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in_reflect">Is_reset_state_in_reflect</a></span> <span class="kwd">in</span> <span class="id">SpecLast</span>. <span class="id">simpl</span> <span class="kwd">in</span> <span class="id">SpecLast</span>. <span class="id">setoid_rewrite</span> &lt;-<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_reset_state_in_reflect">Is_reset_state_in_reflect</a></span> <span class="kwd">in</span> <span class="id">SpecLast</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">reset_or_not_reset_dec</span>' <span class="kwd">in</span> <span class="id">ClockR</span> <span class="kwd">as</span> [<span class="id">Reset</span>|<span class="id">NotReset</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">specialize</span> (<span class="id">Eq1</span> <span class="id">Reset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>. <span class="id">rewrite</span> <span class="id">Eq3</span>, &lt;-<span class="id">Eq1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">IReset</span>. <span class="id">eapply</span> <span class="id">SpecLast</span>, <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall_forall">Forall_forall</a></span> <span class="kwd">in</span> <span class="id">IReset</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.value_corres">value_corres</a></span>. <span class="id">rewrite</span> <span class="id">Eq3</span>, &lt;-<span class="id">Eq2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Exists_exists">Exists_exists</a></span> <span class="kwd">in</span> <span class="id">NotReset</span> <span class="kwd">as</span> (<span class="id">ckr</span>&amp;<span class="id">Hsem</span>&amp;<span class="id">Hin</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">exists</span> <span class="id">ckr</span>. <span class="id">rewrite</span> &lt;-<span class="id">SpecLast</span>. <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_InstReset_present">Memory_Corres_InstReset_present</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">s</span> <span class="id">ck</span> <span class="id">f</span> <span class="id">Is</span> <span class="id">me</span>',<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#true">true</a></span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">Is</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">me</span>' ≋ <span class="id">Is</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span> -&gt; <br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcReset">TcReset</a></span> <span class="id">ck</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.ResInst">ResInst</a></span> <span class="id">s</span> <span class="id">f</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' (<span class="id"><a href="Velus.VelusMemory.html#add_inst">add_inst</a></span> <span class="id">s</span> <span class="id">me</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>).<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof15')">Proof.</span></div>
<div class="proofscript" id="proof15">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">Resets</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> ????? <span class="id">ClockR</span> <span class="id">Find1</span> <span class="id">E</span> <span class="id">NStep</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Resets</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">apply</span> <span class="id">NReset</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (<span class="id">Last</span>&amp;<span class="id">NLast</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (<span class="kwd">Next</span>&amp;<span class="id">NNext</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Reset</span> <span class="kwd">as</span> [?? <span class="id">NReset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">Resets</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">apply</span> <span class="id">Resets</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">s0</span> &lt;&gt; <span class="id">s</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">intro</span>; <span class="id">subst</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant_det">sem_clock_instant_det</a></span> <span class="kwd">in</span> <span class="id">ClockR</span>; [|<span class="id">eapply</span> <span class="id">Nrst</span>]. <span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">left</span>; <span class="id">constructor</span>. }<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>; <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gso">find_inst_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Rst</span> <span class="kwd">as</span> [?? <span class="id">Rst</span>'|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Rst</span>'.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">setoid_rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gss">find_inst_gss</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id">E</span>; <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#orel_eq_weaken">orel_eq_weaken</a></span>; <span class="id">auto</span> <span class="kwd">with</span> <span class="id">memory</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">s0</span> <span class="id">s</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">subst</span>; <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gss">find_inst_gss</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id">E</span>; <span class="id">apply</span> <span class="id"><a href="Velus.Common.Common.html#orel_eq_weaken">orel_eq_weaken</a></span>; <span class="id">auto</span> <span class="kwd">with</span> <span class="id">memory</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gso">find_inst_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Logic.html#proj1">proj1</a></span> (<span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Logic.html#proj2">proj2</a></span> (<span class="id">Insts</span> <span class="id">s0</span>))); <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">Step</span>'|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Step</span>'.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">s0</span> <span class="id">s</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">subst</span>; <span class="id">intuition</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gso">find_inst_gso</a></span>; <span class="id">auto</span>; <span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_InstReset_absent">Memory_Corres_InstReset_absent</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">s</span> <span class="id">ck</span> <span class="id">f</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ck</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcReset">TcReset</a></span> <span class="id">ck</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.ResInst">ResInst</a></span> <span class="id">s</span> <span class="id">f</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof16')">Proof.</span></div>
<div class="proofscript" id="proof16">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">ClockR</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>; <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Reset</span> <span class="kwd">as</span> [?? <span class="id">NReset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">apply</span> <span class="id">States</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">exfalso</span>. <span class="id">eapply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant_det">sem_clock_instant_det</a></span> <span class="kwd">in</span> <span class="id">ClockR</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">Insts</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">by</span> (<span class="id">inversion_clear</span> <span class="id">Step</span> <span class="kwd">as</span> [?? <span class="id">IsSt</span>|]; <span class="id">auto</span>; <span class="id">inv</span> <span class="id">IsSt</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Step_present">Memory_Corres_Step_present</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">s</span> <span class="id">ys</span> <span class="id">ck</span> <span class="id">ckrs</span> <span class="id">f</span> <span class="id">es</span> <span class="id">Ss</span>' <span class="id">me</span>',<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">Ss</span>' -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">me</span>' ≋ <span class="id">Ss</span>' -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdInst">UpdInst</a></span> <span class="id">s</span> <span class="id">ys</span> <span class="id">f</span> <span class="id">es</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' (<span class="id"><a href="Velus.VelusMemory.html#add_inst">add_inst</a></span> <span class="id">s</span> <span class="id">me</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>).<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof17')">Proof.</span></div>
<div class="proofscript" id="proof17">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">Find</span>' <span class="id">Eq</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>; <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Reset</span> <span class="kwd">as</span> [?? <span class="id">NReset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">apply</span> <span class="id">States</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">s0</span> &lt;&gt; <span class="id">s</span>) <span class="kwd">as</span> <span class="id">Hneq</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">intros</span> ?; <span class="id">subst</span>. <span class="id">apply</span> <span class="id">Nstep</span>. <span class="id">left</span>; <span class="id">constructor</span>. }<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gso">find_inst_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">s0</span> &lt;&gt; <span class="id">s</span>) <span class="kwd">as</span> <span class="id">Hneq</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ <span class="id">intros</span> ?; <span class="id">subst</span>. <span class="id">apply</span> <span class="id">Nstep</span>. <span class="id">left</span>; <span class="id">constructor</span>. }<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gso">find_inst_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Nstep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Nstep</span> <span class="kwd">as</span> [?? <span class="id">Step</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gss">find_inst_gss</a></span>, <span class="id">Find</span>', <span class="id">Eq</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">destruct</span> (<span class="id"><a href="Velus.Common.Common.html#ident_eq_dec">ident_eq_dec</a></span> <span class="id">s</span> <span class="id">s0</span>); <span class="id">subst</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gss">find_inst_gss</a></span>, <span class="id">Find</span>', <span class="id">Eq</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id"><a href="Velus.VelusMemory.html#find_inst_gso">find_inst_gso</a></span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">Lemma</span> <span class="id"><a name="STCMEMORYCORRES.Memory_Corres_Step_absent">Memory_Corres_Step_absent</a></span>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="kwd">forall</span> <span class="id">s</span> <span class="id">ys</span> <span class="id">ck</span> <span class="id">ckrs</span> <span class="id">f</span> <span class="id">es</span> <span class="id">Is</span> <span class="id">Ss</span>',<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.inst_consistency">inst_consistency</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdInst">UpdInst</a></span> <span class="id">s</span> <span class="id">ys</span> <span class="id">f</span> <span class="id">es</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> =&gt; <span class="kwd">exists</span> <span class="id">r</span>, <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ckr</span> <span class="id">r</span>) <span class="id">ckrs</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall">Forall</a></span> (<span class="kwd">fun</span> <span class="id">ckr</span> : <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks.clock">clock</a></span> =&gt; <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str.sem_clock_instant">sem_clock_instant</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem.var_env">var_env</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span>) <span class="id">ckr</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#false">false</a></span>) <span class="id">ckrs</span> -&gt; <span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> ⌈≋⌉ <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">Is</span>) -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">Is</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.VelusMemory.html#find_inst">find_inst</a></span> <span class="id">s</span> <span class="id">S</span>' = <span class="id"><a href="https://coq.inria.fr/library/Coq.Init.Datatypes.html#Some">Some</a></span> <span class="id">Ss</span>' -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">Ss</span>' ≋ <span class="id">Is</span> -&gt;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Memory_Corres">Memory_Corres</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.R">R</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.b">b</a></span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdInst">UpdInst</a></span> <span class="id">s</span> <span class="id">ys</span> <span class="id">f</span> <span class="id">es</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.S">S</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.I">I</a></span> <span class="id">S</span>' <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.me">me</a></span>.<br/>
<div>&nbsp;&nbsp;&nbsp;&nbsp;<span class="toggleproof" onclick="toggleDisplay('proof18')">Proof.</span></div>
<div class="proofscript" id="proof18">
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.MemCorres">MemCorres</a></span> <span class="kwd">as</span> (<span class="id">States</span> &amp; <span class="id">Insts</span>); <span class="id">intros</span> * <span class="id">SpecReset</span> <span class="id">ClockR1</span> <span class="id">ClockR2</span> <span class="id">FindI</span> <span class="id">Find</span>' <span class="id">Eq</span>; <span class="id">split</span>; (<span class="id">split</span>; [|<span class="id">split</span>]).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;<span class="id">NReset</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">States</span>; <span class="id">split</span>; [|<span class="id">split</span>]; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Reset</span>; <span class="id">apply</span> <span class="id">NReset</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">NLast</span>&amp;<span class="id">NNext</span>&amp;(?&amp;<span class="id">Reset</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_last_in_cons">not_Is_update_last_in_cons</a></span> <span class="kwd">in</span> <span class="id">NLast</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.not_Is_update_next_in_cons">not_Is_update_next_in_cons</a></span> <span class="kwd">in</span> <span class="id">NNext</span> <span class="kwd">as</span> (?&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inversion_clear</span> <span class="id">Reset</span> <span class="kwd">as</span> [?? <span class="id">NReset</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inv</span> <span class="id">NReset</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">States</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> [<span class="id">NLast</span>|<span class="id">NLast</span>]; <span class="id">inversion_clear</span> <span class="id">NLast</span> <span class="kwd">as</span> [?? <span class="id">Last</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,3:<span class="id">inv</span> <span class="id">Last</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,2:<span class="id">apply</span> <span class="id">States</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; <span class="id">Nrst</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> * <span class="id">Rst</span>. <span class="id">apply</span> <span class="id">Nrst</span>; <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> (<span class="id">Nstep</span> &amp; (?&amp;<span class="id">Rst</span>&amp;<span class="id">Clock</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (~ <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in">Is_update_inst_in</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>) <span class="kwd">by</span> (<span class="id">intro</span>; <span class="id">apply</span> <span class="id">Nstep</span>; <span class="id">right</span>; <span class="id">auto</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Rst</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">Insts</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- <span class="id">intros</span> <span class="id">Nstep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Is_update_inst_in_dec">Is_update_inst_in_dec</a></span> <span class="id">s0</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">apply</span> <span class="id">Insts</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;+ <span class="id">inversion_clear</span> <span class="id">Nstep</span> <span class="kwd">as</span> [?? <span class="id">Step</span>|]. 2:<span class="id">contradiction</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span> <span class="id">Step</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.state_corres">state_corres</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.Inst_with_reset_in">Inst_with_reset_in</a></span> <span class="id">s</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.TcUpdate">TcUpdate</a></span> <span class="id">ck</span> <span class="id">ckrs</span> (<span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn.UpdInst">UpdInst</a></span> <span class="id">s</span> <span class="id">ys</span> <span class="id">f</span> <span class="id">es</span>) :: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation.tcs">tcs</a></span>)) <span class="kwd">as</span> <span class="id">SpecStep</span> <span class="kwd">by</span> (<span class="id">left</span>; <span class="id">constructor</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">SpecReset</span> <span class="kwd">in</span> <span class="id">SpecStep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> <span class="id">reset_or_not_reset_dec</span>' <span class="kwd">in</span> <span class="id">ClockR1</span> <span class="kwd">as</span> [<span class="id">NotReset</span>|<span class="id">Reset</span>].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id">Find</span>', <span class="id">Eq</span>, &lt;-<span class="id">ClockR2</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span> ? <span class="id">Res</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Forall_forall">Forall_forall</a></span> <span class="kwd">in</span> <span class="id">NotReset</span>; [<span class="id">eauto</span>|].<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id">SpecStep</span>. <span class="id">right</span>; <span class="id">auto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* <span class="id">rewrite</span> <span class="id">Find</span>', <span class="id">Eq</span>, &lt;-<span class="id">FindI</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id"><a href="https://coq.inria.fr/library/Coq.Lists.List.html#Exists_exists">Exists_exists</a></span> <span class="kwd">in</span> <span class="id">Reset</span> <span class="kwd">as</span> (?&amp;<span class="id">Hin</span>&amp;?).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> <span class="id">SpecStep</span> <span class="kwd">in</span> <span class="id">Hin</span>. <span class="id">inv</span> <span class="id">Hin</span>. <span class="id">inv</span> <span class="id">H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eapply</span> <span class="id">Insts</span>; <span class="id">split</span>; <span class="id">eauto</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;Qed.</div>
<br/>
&nbsp;&nbsp;<span class="kwd">End</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES.Preservation">Preservation</a></span>.<br/>
<br/>
<span class="kwd">End</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES">STCMEMORYCORRES</a></span>.<br/>
<br/>
<span class="kwd">Module</span> <span class="id"><a name="StcMemoryCorresFun">StcMemoryCorresFun</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Ids</span>   : <span class="id"><a href="Velus.Common.Common.html#IDS">IDS</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Op</span>    : <span class="id"><a href="Velus.Operators.html#OPERATORS">OPERATORS</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">OpAux</span> : <span class="id"><a href="Velus.Operators.html#OPERATORS_AUX">OPERATORS_AUX</a></span>  <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Cks</span>   : <span class="id"><a href="Velus.Clocks.html#CLOCKS">CLOCKS</a></span>         <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Str</span>   : <span class="id"><a href="Velus.IndexedStreams.html#INDEXEDSTREAMS">INDEXEDSTREAMS</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">CESyn</span> : <span class="id"><a href="Velus.CoreExpr.CESyntax.html#CESYNTAX">CESYNTAX</a></span>       <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Syn</span>   : <span class="id"><a href="Velus.Stc.StcSyntax.html#STCSYNTAX">STCSYNTAX</a></span>      <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Ord</span>   : <span class="id"><a href="Velus.Stc.StcOrdered.html#STCORDERED">STCORDERED</a></span>     <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn">Syn</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">CESem</span> : <span class="id"><a href="Velus.CoreExpr.CESemantics.html#CESEMANTICS">CESEMANTICS</a></span>    <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str">Str</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">Sem</span>   : <span class="id"><a href="Velus.Stc.StcSemantics.html#STCSEMANTICS">STCSEMANTICS</a></span>   <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn">Syn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ord">Ord</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str">Str</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem">CESem</a></span>)<br/>
&lt;: <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES">STCMEMORYCORRES</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str">Str</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn">Syn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ord">Ord</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem">CESem</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem">Sem</a></span>.<br/>
&nbsp;&nbsp;<span class="kwd">Include</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#STCMEMORYCORRES">STCMEMORYCORRES</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ids">Ids</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Op">Op</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#OpAux">OpAux</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Cks">Cks</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Str">Str</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESyn">CESyn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Syn">Syn</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Ord">Ord</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#CESem">CESem</a></span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#Sem">Sem</a></span>.<br/>
<span class="kwd">End</span> <span class="id"><a href="Velus.Stc.StcMemoryCorres.html#StcMemoryCorresFun">StcMemoryCorresFun</a></span>.<br/>

</div>
<div class="footer"><hr/>Generated by <a href="https://github.com/xavierleroy/coq2html/">coq2html</a></div>
</body>
</html>
