Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 13:25:22 2023
| Host         : ShansLappie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wm/halfhz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 385 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                  935        0.114        0.000                      0                  935        4.500        0.000                       0                   492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.098        0.000                      0                  935        0.114        0.000                      0                  935        4.500        0.000                       0                   492  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.904ns (31.847%)  route 6.215ns (68.153%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.586    13.758    oled/mole_down3_reg
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.149    13.907 r  oled/pixel_color[10]_i_1/O
                         net (fo=6, routed)           0.366    14.273    wm/mole_down3_reg_2
    SLICE_X9Y17          FDSE                                         r  wm/pixel_color_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.442    14.783    wm/clock_IBUF_BUFG
    SLICE_X9Y17          FDSE                                         r  wm/pixel_color_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDSE (Setup_fdse_C_S)       -0.637    14.371    wm/pixel_color_reg[10]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.904ns (31.847%)  route 6.215ns (68.153%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.586    13.758    oled/mole_down3_reg
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.149    13.907 r  oled/pixel_color[10]_i_1/O
                         net (fo=6, routed)           0.366    14.273    wm/mole_down3_reg_2
    SLICE_X9Y17          FDSE                                         r  wm/pixel_color_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.442    14.783    wm/clock_IBUF_BUFG
    SLICE_X9Y17          FDSE                                         r  wm/pixel_color_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDSE (Setup_fdse_C_S)       -0.637    14.371    wm/pixel_color_reg[5]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.904ns (31.841%)  route 6.216ns (68.159%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.586    13.758    oled/mole_down3_reg
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.149    13.907 r  oled/pixel_color[10]_i_1/O
                         net (fo=6, routed)           0.367    14.275    wm/mole_down3_reg_2
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.444    14.785    wm/clock_IBUF_BUFG
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y16         FDSE (Setup_fdse_C_S)       -0.637    14.373    wm/pixel_color_reg[6]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.904ns (31.841%)  route 6.216ns (68.159%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.586    13.758    oled/mole_down3_reg
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.149    13.907 r  oled/pixel_color[10]_i_1/O
                         net (fo=6, routed)           0.367    14.275    wm/mole_down3_reg_2
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.444    14.785    wm/clock_IBUF_BUFG
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y16         FDSE (Setup_fdse_C_S)       -0.637    14.373    wm/pixel_color_reg[7]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.904ns (31.841%)  route 6.216ns (68.159%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.586    13.758    oled/mole_down3_reg
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.149    13.907 r  oled/pixel_color[10]_i_1/O
                         net (fo=6, routed)           0.367    14.275    wm/mole_down3_reg_2
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.444    14.785    wm/clock_IBUF_BUFG
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y16         FDSE (Setup_fdse_C_S)       -0.637    14.373    wm/pixel_color_reg[8]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.904ns (31.841%)  route 6.216ns (68.159%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.586    13.758    oled/mole_down3_reg
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.149    13.907 r  oled/pixel_color[10]_i_1/O
                         net (fo=6, routed)           0.367    14.275    wm/mole_down3_reg_2
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.444    14.785    wm/clock_IBUF_BUFG
    SLICE_X11Y16         FDSE                                         r  wm/pixel_color_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y16         FDSE (Setup_fdse_C_S)       -0.637    14.373    wm/pixel_color_reg[9]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.879ns (31.137%)  route 6.367ns (68.863%))
  Logic Levels:           12  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.479    13.651    mouse/pixel_color_reg[11]
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.775 r  mouse/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.625    14.401    wm/mole_down3_reg_1
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.440    14.781    wm/clock_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y18          FDRE (Setup_fdre_C_R)       -0.429    14.577    wm/pixel_color_reg[11]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.879ns (31.137%)  route 6.367ns (68.863%))
  Logic Levels:           12  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.479    13.651    mouse/pixel_color_reg[11]
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.775 r  mouse/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.625    14.401    wm/mole_down3_reg_1
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.440    14.781    wm/clock_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[12]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y18          FDRE (Setup_fdre_C_R)       -0.429    14.577    wm/pixel_color_reg[12]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.879ns (31.137%)  route 6.367ns (68.863%))
  Logic Levels:           12  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.479    13.651    mouse/pixel_color_reg[11]
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.775 r  mouse/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.625    14.401    wm/mole_down3_reg_1
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.440    14.781    wm/clock_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[13]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y18          FDRE (Setup_fdre_C_R)       -0.429    14.577    wm/pixel_color_reg[13]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.879ns (31.137%)  route 6.367ns (68.863%))
  Logic Levels:           12  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.633     5.154    mouse/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.670     6.280    mouse/ypos[10]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.404 f  mouse/mole3_flag_i_27/O
                         net (fo=50, routed)          0.797     7.201    mouse/mole3_flag_i_27_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.325 r  mouse/mole3_flag_i_13/O
                         net (fo=57, routed)          0.869     8.194    mouse/nypos[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     8.836 r  mouse/pixel_color_reg[15]_i_253/O[3]
                         net (fo=2, routed)           0.782     9.618    oled/ypos_reg[0]_4[2]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306     9.924 r  oled/pixel_color[15]_i_471/O
                         net (fo=1, routed)           0.000     9.924    oled/pixel_color[15]_i_471_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.304 r  oled/pixel_color_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.304    mouse/FSM_onehot_state_reg[13]_1[0]
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.421 r  mouse/pixel_color_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.421    mouse/pixel_color_reg[15]_i_252_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.538 r  mouse/pixel_color_reg[15]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.538    mouse/pixel_color_reg[15]_i_156_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 f  mouse/pixel_color_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           1.011    11.666    mouse/pixel_color_reg[15]_i_69_n_0
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.790 f  mouse/pixel_color[15]_i_20/O
                         net (fo=1, routed)           0.937    12.727    mouse/pixel_color[15]_i_20_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.851 f  mouse/pixel_color[15]_i_9/O
                         net (fo=13, routed)          0.197    13.048    mouse/pixel_color[15]_i_9_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  mouse/pixel_color[15]_i_4/O
                         net (fo=3, routed)           0.479    13.651    mouse/pixel_color_reg[11]
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.775 r  mouse/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.625    14.401    wm/mole_down3_reg_1
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.440    14.781    wm/clock_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  wm/pixel_color_reg[14]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y18          FDRE (Setup_fdre_C_R)       -0.429    14.577    wm/pixel_color_reg[14]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.566     1.449    wm/img/clock_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  wm/img/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  wm/img/counter_reg[0]/Q
                         net (fo=4, routed)           0.214     1.804    wm/img/counter[0]
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.877     2.005    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.690    wm/img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.467%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.566     1.449    wm/img/clock_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  wm/img/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  wm/img/counter_reg[1]/Q
                         net (fo=4, routed)           0.216     1.806    wm/img/counter[1]
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.877     2.005    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.690    wm/img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.566     1.449    wm/img/clock_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  wm/img/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  wm/img/counter_reg[3]/Q
                         net (fo=4, routed)           0.218     1.808    wm/img/counter[3]
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.877     2.005    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.690    wm/img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.062%)  route 0.217ns (56.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.566     1.449    wm/img/clock_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  wm/img/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  wm/img/counter_reg[11]/Q
                         net (fo=4, routed)           0.217     1.830    wm/img/counter[11]
    RAMB36_X0Y0          RAMB36E1                                     r  wm/img/rgb_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.878     2.006    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  wm/img/rgb_reg_2/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.691    wm/img/rgb_reg_2
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.566     1.449    wm/img/clock_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  wm/img/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  wm/img/counter_reg[9]/Q
                         net (fo=4, routed)           0.217     1.830    wm/img/counter[9]
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.877     2.005    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.690    wm/img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.932%)  route 0.218ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.566     1.449    wm/img/clock_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  wm/img/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  wm/img/counter_reg[2]/Q
                         net (fo=4, routed)           0.218     1.831    wm/img/counter[2]
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.877     2.005    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  wm/img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.690    wm/img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.593     1.476    mouse/clock_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  mouse/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mouse/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.111     1.728    mouse/Inst_Ps2Interface/out[30]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  mouse/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.773    mouse/Inst_Ps2Interface_n_28
    SLICE_X6Y6           FDRE                                         r  mouse/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.864     1.991    mouse/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  mouse/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.610    mouse/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_20us_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.589     1.472    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.124     1.738    mouse/Inst_Ps2Interface/delay_20us_count_reg__0[1]
    SLICE_X6Y34          LUT4 (Prop_lut4_I1_O)        0.048     1.786 r  mouse/Inst_Ps2Interface/delay_20us_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    mouse/Inst_Ps2Interface/plusOp__0[3]
    SLICE_X6Y34          FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.858     1.985    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.131     1.616    mouse/Inst_Ps2Interface/delay_20us_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_20us_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.589     1.472    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.124     1.738    mouse/Inst_Ps2Interface/delay_20us_count_reg__0[1]
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  mouse/Inst_Ps2Interface/delay_20us_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    mouse/Inst_Ps2Interface/plusOp__0[2]
    SLICE_X6Y34          FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.858     1.985    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.121     1.606    mouse/Inst_Ps2Interface/delay_20us_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mouse/Inst_Ps2Interface/frame_reg[5]/Q
                         net (fo=3, routed)           0.113     1.731    mouse/Inst_Ps2Interface/CONV_INTEGER[4]
    SLICE_X2Y9           FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.865     1.992    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.059     1.552    mouse/Inst_Ps2Interface/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    wm/img/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    wm/img/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    wm/img/rgb_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    wm/img/rgb_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y121   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y121   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y119   ai/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y110   lvl/clk1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y110   lvl/clk1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y110   lvl/clk1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y110   lvl/clk1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    mouse/x_pos_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    mouse/x_pos_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    mouse/x_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    mouse/x_pos_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14   wm/halfhz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14   wm/halfhz/count_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119   ai/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119   ai/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119   ai/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119   ai/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y120   ai/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y125   clk20k/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y125   clk20k/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y125   clk20k/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y125   clk20k/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y13    mouse/xpos_reg[10]/C



