// Seed: 1914214338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
  assign id_15 = 1 || id_8;
  assign id_2 = id_13;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri1 id_2 = 1;
  supply1 id_3, id_4 = id_4 - id_3;
  wire id_5, id_6;
  tri1 id_7;
  assign id_1 = id_1;
  wire id_8, id_9;
  uwire id_10;
  assign id_5 = id_1;
  wire id_11, id_12;
  assign id_10 = 1 * id_2;
  assign id_3  = id_10;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_12,
      id_1,
      id_1,
      id_10,
      id_5,
      id_7,
      id_11,
      id_1,
      id_5,
      id_8
  );
  wire id_13;
  wire id_14, id_15;
  assign id_7 = id_4 ? 1 : 1;
endmodule
