Command: synth_design -part xcu280-fsvh2892-2L-e -top fullSysGen -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1808256
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3707.918 ; gain = 363.664 ; free physical = 9234 ; free virtual = 41169
Synthesis current peak Physical Memory [PSS] (MB): peak = 3294.928; parent = 3039.565; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4710.969; parent = 3713.859; children = 997.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fullSysGen' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8720]
INFO: [Synth 8-6157] synthesizing module 'stealSide' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:3755]
INFO: [Synth 8-6157] synthesizing module 'stealNW_TQ' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:1484]
INFO: [Synth 8-6157] synthesizing module 'stealNetwork' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:169]
INFO: [Synth 8-6157] synthesizing module 'stealNetworkDataUnit' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stealNetworkDataUnit' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:1]
INFO: [Synth 8-6157] synthesizing module 'stealNetworkCtrlUnit' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:98]
INFO: [Synth 8-6155] done synthesizing module 'stealNetworkCtrlUnit' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:98]
INFO: [Synth 8-6155] done synthesizing module 'stealNetwork' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:169]
INFO: [Synth 8-6157] synthesizing module 'stealServer' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:960]
INFO: [Synth 8-6155] done synthesizing module 'stealServer' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:960]
INFO: [Synth 8-6157] synthesizing module 'hw_deque' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:1200]
INFO: [Synth 8-6157] synthesizing module 'DualPortBRAM' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:5]
	Parameter DATA bound to: 256 - type: integer 
	Parameter ADDR bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8964]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: bram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter WRITE_PROTECT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (256), and ADDR_WIDTH_A (9) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:534]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (16384), READ_DATA_WIDTH_A (256), and ADDR_WIDTH_A (9) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:536]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-18] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_B (256), and ADDR_WIDTH_B (9) together imply that the addressable range exceeds the memory size for this configuration which uses port B write operations.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:538]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (256), and ADDR_WIDTH_B (9) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:540]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8964]
WARNING: [Synth 8-7071] port 'injectsbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'injectdbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'sbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'dbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'injectsbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'injectdbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'sbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7071] port 'dbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'xpm_memory_tdpram_inst' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
WARNING: [Synth 8-7023] instance 'xpm_memory_tdpram_inst' of module 'xpm_memory_tdpram' has 25 connections declared, but only 17 given [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:60]
INFO: [Synth 8-6155] done synthesizing module 'DualPortBRAM' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/DualPortBRAM_xpm.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hw_deque' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:1200]
INFO: [Synth 8-6155] done synthesizing module 'stealNW_TQ' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:1484]
INFO: [Synth 8-6157] synthesizing module 'virtualStealServer' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2966]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2573]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2573]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2694]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2694]
INFO: [Synth 8-6157] synthesizing module 'Queue_3' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2840]
INFO: [Synth 8-6155] done synthesizing module 'Queue_3' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2840]
INFO: [Synth 8-6155] done synthesizing module 'virtualStealServer' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:2966]
INFO: [Synth 8-6157] synthesizing module 'readyValidMem' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:3644]
INFO: [Synth 8-6155] done synthesizing module 'readyValidMem' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:3644]
INFO: [Synth 8-6155] done synthesizing module 'stealSide' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:3755]
INFO: [Synth 8-6157] synthesizing module 'continuationAllocationSide' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6064]
INFO: [Synth 8-6157] synthesizing module 'contNetwork' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4722]
INFO: [Synth 8-6157] synthesizing module 'contAddrNtwUnitCAS' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4264]
INFO: [Synth 8-6155] done synthesizing module 'contAddrNtwUnitCAS' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4264]
INFO: [Synth 8-6157] synthesizing module 'contAddrNtwUnit' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4370]
INFO: [Synth 8-6155] done synthesizing module 'contAddrNtwUnit' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4370]
INFO: [Synth 8-6157] synthesizing module 'contAddrServer' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4477]
INFO: [Synth 8-6155] done synthesizing module 'contAddrServer' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4477]
INFO: [Synth 8-6157] synthesizing module 'contQueue' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4685]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4564]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4564]
INFO: [Synth 8-6155] done synthesizing module 'contQueue' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4685]
INFO: [Synth 8-6155] done synthesizing module 'contNetwork' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:4722]
INFO: [Synth 8-6157] synthesizing module 'virtContAddrServer' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:5402]
INFO: [Synth 8-6155] done synthesizing module 'virtContAddrServer' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:5402]
INFO: [Synth 8-6157] synthesizing module 'readyValidMem_1' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6043]
INFO: [Synth 8-6155] done synthesizing module 'readyValidMem_1' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6043]
INFO: [Synth 8-6155] done synthesizing module 'continuationAllocationSide' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6064]
INFO: [Synth 8-6157] synthesizing module 'syncSide' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8173]
INFO: [Synth 8-6157] synthesizing module 'argRouteNetwork' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6795]
INFO: [Synth 8-6157] synthesizing module 'argRouteNtwUnit' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6312]
INFO: [Synth 8-6155] done synthesizing module 'argRouteNtwUnit' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6312]
INFO: [Synth 8-6157] synthesizing module 'argRouteNtwVirtUnit' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6424]
INFO: [Synth 8-6155] done synthesizing module 'argRouteNtwVirtUnit' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6424]
INFO: [Synth 8-6157] synthesizing module 'argRouteNtwVirtUnit_1' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6526]
INFO: [Synth 8-6155] done synthesizing module 'argRouteNtwVirtUnit_1' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6526]
INFO: [Synth 8-6157] synthesizing module 'contQueue_8' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6758]
INFO: [Synth 8-6157] synthesizing module 'Queue_15' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6637]
INFO: [Synth 8-6155] done synthesizing module 'Queue_15' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6637]
INFO: [Synth 8-6155] done synthesizing module 'contQueue_8' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6758]
INFO: [Synth 8-6155] done synthesizing module 'argRouteNetwork' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:6795]
INFO: [Synth 8-6157] synthesizing module 'argRouteVirtServerV2' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:7569]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:7327]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:7327]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:7448]
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:7448]
INFO: [Synth 8-6155] done synthesizing module 'argRouteVirtServerV2' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:7569]
INFO: [Synth 8-6157] synthesizing module 'readyValidMem_2' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8040]
INFO: [Synth 8-6155] done synthesizing module 'readyValidMem_2' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8040]
INFO: [Synth 8-6157] synthesizing module 'readyValidMem_4' [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8152]
INFO: [Synth 8-6155] done synthesizing module 'readyValidMem_4' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8152]
INFO: [Synth 8-6155] done synthesizing module 'syncSide' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8173]
INFO: [Synth 8-6155] done synthesizing module 'fullSysGen' (0#1) [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/fullSysGen.v:8720]
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_axi_mgmt_vss_0_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_axi_mgmt_vss_0_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_axi_mgmt_vss_0_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_axi_mgmt_vss_0_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARID[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARID[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARID[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARSIZE[2] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARSIZE[0] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARBURST[0] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARLOCK driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWID[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWID[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWID[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWID[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWSIZE[2] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWSIZE[0] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWBURST[0] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWLOCK driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WID[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WID[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WID[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WID[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[31] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[30] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[29] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[28] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[27] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[26] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[25] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[24] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[23] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[22] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[21] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[20] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[19] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[18] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[17] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[16] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[15] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[14] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[13] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[12] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[11] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[10] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[9] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[8] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[7] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[6] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[5] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[4] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_WSTRB[0] driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_stealSide_vss_axi_full_0_BREADY driven by constant 1
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_axi_mgmt_vcas_0_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_axi_mgmt_vcas_0_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_axi_mgmt_vcas_0_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_axi_mgmt_vcas_0_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_vcas_axi_full_0_ARID[3] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_vcas_axi_full_0_ARID[2] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_vcas_axi_full_0_ARID[1] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_vcas_axi_full_0_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design fullSysGen has port task_continuationAllocationSide_vcas_axi_full_0_ARLEN[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addra[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addra[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addra[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_axi_mgmt_vss_0_ARPROT[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_axi_mgmt_vss_0_ARPROT[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_axi_mgmt_vss_0_ARPROT[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_axi_mgmt_vss_0_AWPROT[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_axi_mgmt_vss_0_AWPROT[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_axi_mgmt_vss_0_AWPROT[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_RLAST in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_BID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_BID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_BID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_BID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_BRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_stealSide_vss_axi_full_0_BRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_axi_mgmt_vcas_0_ARPROT[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_axi_mgmt_vcas_0_ARPROT[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_axi_mgmt_vcas_0_ARPROT[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_axi_mgmt_vcas_0_AWPROT[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_axi_mgmt_vcas_0_AWPROT[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_axi_mgmt_vcas_0_AWPROT[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_RLAST in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_AWREADY in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_WREADY in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BVALID in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_continuationAllocationSide_vcas_axi_full_0_BRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_RLAST in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_BID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_BID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_BID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_BID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_BRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_0_BRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_RLAST in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_BID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_BID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_BID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_BID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_BRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_1_BRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_RLAST in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_AWREADY in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_WREADY in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BVALID in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BID[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BID[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BRESP[1] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_2_BRESP[0] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_3_RID[3] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_3_RID[2] in module fullSysGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port task_syncSide_axi_full_argRoute_3_RID[1] in module fullSysGen is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3815.824 ; gain = 471.570 ; free physical = 9276 ; free virtual = 41215
Synthesis current peak Physical Memory [PSS] (MB): peak = 3294.928; parent = 3039.565; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4812.938; parent = 3815.828; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3830.668 ; gain = 486.414 ; free physical = 9276 ; free virtual = 41215
Synthesis current peak Physical Memory [PSS] (MB): peak = 3294.928; parent = 3039.565; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.781; parent = 3830.672; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3830.668 ; gain = 486.414 ; free physical = 9276 ; free virtual = 41215
Synthesis current peak Physical Memory [PSS] (MB): peak = 3294.928; parent = 3039.565; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4827.781; parent = 3830.672; children = 997.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3830.668 ; gain = 0.000 ; free physical = 9237 ; free virtual = 41176
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/constraints.xdc]
Finished Parsing XDC File [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.184 ; gain = 0.000 ; free physical = 9035 ; free virtual = 40976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3992.184 ; gain = 0.000 ; free physical = 9028 ; free virtual = 40969
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3992.184 ; gain = 647.930 ; free physical = 9229 ; free virtual = 41170
Synthesis current peak Physical Memory [PSS] (MB): peak = 3322.762; parent = 3067.399; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4989.297; parent = 3992.188; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3992.184 ; gain = 647.930 ; free physical = 9229 ; free virtual = 41171
Synthesis current peak Physical Memory [PSS] (MB): peak = 3322.762; parent = 3067.399; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4989.297; parent = 3992.188; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3992.184 ; gain = 647.930 ; free physical = 9229 ; free virtual = 41171
Synthesis current peak Physical Memory [PSS] (MB): peak = 3322.762; parent = 3067.399; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4989.297; parent = 3992.188; children = 997.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'stealServer'
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'virtualStealServer'
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'contAddrNtwUnitCAS'
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'virtContAddrServer'
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'argRouteNtwVirtUnit'
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'argRouteNtwVirtUnit_1'
INFO: [Synth 8-802] inferred FSM for state register 'counterStateReg_reg' in module 'argRouteVirtServerV2'
INFO: [Synth 8-802] inferred FSM for state register 'taskReadAddressStateReg_reg' in module 'argRouteVirtServerV2'
INFO: [Synth 8-802] inferred FSM for state register 'taskReadStateReg_reg' in module 'argRouteVirtServerV2'
INFO: [Synth 8-802] inferred FSM for state register 'taskWriteStateReg_reg' in module 'argRouteVirtServerV2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           010000 |                              000
                 iSTATE3 |                           000100 |                              110
*
                 iSTATE2 |                           000001 |                              100
                 iSTATE4 |                           000010 |                              010
                  iSTATE |                           100000 |                              011
                 iSTATE0 |                           001000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'stealServer'
INFO: [Synth 8-6904] The RAM "Queue:/ram_addr_reg" of size (depth=4 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_2:/ram_data_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_2:/ram_strb_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_3:/ram_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                       0000000100 |                             0000
                 iSTATE5 |                       0000100000 |                             1001
                 iSTATE1 |                       0000001000 |                             0010
                  iSTATE |                       0000000001 |                             0100
                 iSTATE0 |                       0000000010 |                             0011
                 iSTATE7 |                       0001000000 |                             0110
                 iSTATE8 |                       0100000000 |                             0101
                 iSTATE6 |                       1000000000 |                             1000
                 iSTATE4 |                       0010000000 |                             0111
                 iSTATE2 |                       0000010000 |                             1010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'virtualStealServer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                 iSTATE1 |                              001 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'contAddrNtwUnitCAS'
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE3 |                            01000 |                              001
                 iSTATE1 |                            00010 |                              010
                  iSTATE |                            00100 |                              011
                 iSTATE2 |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'virtContAddrServer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0010 |                               00
                 iSTATE0 |                             0100 |                               10
                  iSTATE |                             1000 |                               01
*
                 iSTATE2 |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'argRouteNtwVirtUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'argRouteNtwVirtUnit_1'
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_23:/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_24:/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                             1011
                  iSTATE |                               10 |                             1100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'taskWriteStateReg_reg' using encoding 'one-hot' in module 'argRouteVirtServerV2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                             0001
                 iSTATE1 |                              101 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE4 |                              100 |                             0111
                 iSTATE3 |                              001 |                             0100
                  iSTATE |                              010 |                             0101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'counterStateReg_reg' using encoding 'sequential' in module 'argRouteVirtServerV2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                             0110
                  iSTATE |                               10 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'taskReadAddressStateReg_reg' using encoding 'one-hot' in module 'argRouteVirtServerV2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                             1001
                  iSTATE |                               10 |                             1010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'taskReadStateReg_reg' using encoding 'one-hot' in module 'argRouteVirtServerV2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3992.184 ; gain = 647.930 ; free physical = 9218 ; free virtual = 41162
Synthesis current peak Physical Memory [PSS] (MB): peak = 3322.762; parent = 3067.399; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4989.297; parent = 3992.188; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 12    
	   4 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 34    
	   2 Input    7 Bit       Adders := 32    
	   3 Input    7 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 25    
	   2 Input    4 Bit       Adders := 23    
	   3 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 28    
	   2 Input    1 Bit       Adders := 16    
+---Registers : 
	              256 Bit    Registers := 45    
	               64 Bit    Registers := 63    
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 16    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 113   
+---RAMs : 
	              16K Bit	(64 X 256 bit)          RAMs := 8     
	               4K Bit	(16 X 256 bit)          RAMs := 3     
	               2K Bit	(32 X 64 bit)          RAMs := 8     
	             1024 Bit	(16 X 64 bit)          RAMs := 4     
	              512 Bit	(8 X 64 bit)          RAMs := 8     
	              256 Bit	(4 X 64 bit)          RAMs := 2     
	               32 Bit	(4 X 8 bit)          RAMs := 2     
	               24 Bit	(4 X 6 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 49    
	   4 Input  256 Bit        Muxes := 16    
	   6 Input  256 Bit        Muxes := 8     
	   5 Input  256 Bit        Muxes := 8     
	   2 Input   69 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 76    
	   6 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 40    
	   3 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 8     
	  22 Input   10 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 8     
	   4 Input    9 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 24    
	   6 Input    6 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 104   
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 69    
	   3 Input    3 Bit        Muxes := 17    
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 398   
	   4 Input    1 Bit        Muxes := 59    
	   3 Input    1 Bit        Muxes := 95    
	   5 Input    1 Bit        Muxes := 26    
	   6 Input    1 Bit        Muxes := 9     
	  11 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "stealSidei_3/virtualStealServers_0/taskQueueBuffer/ram_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "stealSidei_3/virtualStealServers_0/wrReqData__deq/ram_strb_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "stealSidei_3/virtualStealServers_0/wrReq__deq/ram_addr_reg" of size (depth=4 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "stealSidei_3/virtualStealServers_0/wrReqData__deq/ram_data_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "stealSidei_3/virtualStealServers_0/rdReq__deq/ram_addr_reg" of size (depth=4 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\continuationAllocationSide/vcas_0 /wrReqData__deq/ram_strb_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\continuationAllocationSide/vcas_0 /wrReq__deq/ram_addr_reg" of size (depth=4 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\continuationAllocationSide/vcas_0 /wrReqData__deq/ram_data_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\continuationAllocationSide/vcas_0 /rdReq__deq/ram_addr_reg" of size (depth=4 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_7/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_6/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_5/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_4/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_3/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_2/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_1/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_0/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_0/addrNtwInQueue/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_0/readyTasksQueue/ram_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_0/addressesOfReadyTasks/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_1/addrNtwInQueue/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_1/readyTasksQueue/ram_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_1/addressesOfReadyTasks/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_0/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_1/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_2/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_3/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_4/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_5/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_6/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fullSysGen/continuationAllocationSide/continuationNetwork/queues_7/q/ram_reg" of size (depth=8 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
RAM ("stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg"
INFO: [Synth 8-3971] The signal "stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst /gen_wr_b.gen_word_narrow_wp.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "stealSidei_3/virtualStealServers_0/wrReqData__deq/ram_data_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/\continuationAllocationSide/vcas_0 /wrReqData__deq/ram_data_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_7/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_6/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_5/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_4/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_3/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_2/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_1/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argSide/queues_0/q/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_0/readyTasksQueue/ram_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_0/addressesOfReadyTasks/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_1/readyTasksQueue/ram_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/syncSide/argRouteServers_1/addressesOfReadyTasks/ram_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (argSide/virtNetworkUnits_0/FSM_onehot_stateReg_reg[0]) is unused and will be removed from module syncSide.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3992.184 ; gain = 647.930 ; free physical = 9093 ; free virtual = 41075
Synthesis current peak Physical Memory [PSS] (MB): peak = 3473.307; parent = 3218.001; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4989.297; parent = 3992.188; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                      | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
+---------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+-------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                        | RTL Object                                                        | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------+-------------------------------------------------------------------+-----------+----------------------+----------------+
|stealSidei_3/virtualStealServers_0/taskQueueBuffer | ram_reg                                                           | Implied   | 16 x 256             | RAM32M16 x 19  | 
|stealSidei_3/virtualStealServers_0                 | wrReqData__deq/ram_strb_reg                                       | Implied   | 4 x 8                | RAM32M16 x 1   | 
|stealSidei_3/virtualStealServers_0                 | wrReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|stealSidei_3/virtualStealServers_0                 | wrReqData__deq/ram_data_reg                                       | Implied   | 4 x 64               | RAM32M16 x 5   | 
|stealSidei_3/virtualStealServers_0                 | rdReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_0/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_1/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_2/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_3/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_4/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_5/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_6/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_7/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|i_0/\continuationAllocationSide/vcas_0             | wrReqData__deq/ram_strb_reg                                       | Implied   | 4 x 8                | RAM32M16 x 1   | 
|i_0/\continuationAllocationSide/vcas_0             | wrReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|i_0/\continuationAllocationSide/vcas_0             | wrReqData__deq/ram_data_reg                                       | Implied   | 4 x 64               | RAM32M16 x 5   | 
|i_0/\continuationAllocationSide/vcas_0             | rdReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|i_0/syncSide                                       | argSide/queues_7/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_6/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_5/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_4/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_3/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_2/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_1/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_0/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_0/addrNtwInQueue/ram_reg                          | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_0/readyTasksQueue/ram_reg                         | Implied   | 16 x 256             | RAM32M16 x 19  | 
|i_0/syncSide                                       | argRouteServers_0/addressesOfReadyTasks/ram_reg                   | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_1/addrNtwInQueue/ram_reg                          | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_1/readyTasksQueue/ram_reg                         | Implied   | 16 x 256             | RAM32M16 x 19  | 
|i_0/syncSide                                       | argRouteServers_1/addressesOfReadyTasks/ram_reg                   | Implied   | 16 x 64              | RAM32M16 x 5   | 
+---------------------------------------------------+-------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 4304.973 ; gain = 960.719 ; free physical = 8585 ; free virtual = 40593
Synthesis current peak Physical Memory [PSS] (MB): peak = 3879.900; parent = 3624.595; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5302.086; parent = 4304.977; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 4406.223 ; gain = 1061.969 ; free physical = 8493 ; free virtual = 40502
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5403.336; parent = 4406.227; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                      | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|stealNW_TQi_1/taskQueues_7/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_1/taskQueues_6/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_1/taskQueues_5/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_1/taskQueues_0/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_1/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_2/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_3/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|stealNW_TQi_2/taskQueues_4/\bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst  | gen_wr_b.gen_word_narrow_wp.mem_reg | 64 x 256(NO_CHANGE)    | W | R | 64 x 256(NO_CHANGE)    | W | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
+---------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------+-------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                        | RTL Object                                                        | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------+-------------------------------------------------------------------+-----------+----------------------+----------------+
|stealSidei_3/virtualStealServers_0/taskQueueBuffer | ram_reg                                                           | Implied   | 16 x 256             | RAM32M16 x 19  | 
|stealSidei_3/virtualStealServers_0                 | wrReqData__deq/ram_strb_reg                                       | Implied   | 4 x 8                | RAM32M16 x 1   | 
|stealSidei_3/virtualStealServers_0                 | wrReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|stealSidei_3/virtualStealServers_0                 | wrReqData__deq/ram_data_reg                                       | Implied   | 4 x 64               | RAM32M16 x 5   | 
|stealSidei_3/virtualStealServers_0                 | rdReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_0/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_1/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_2/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_3/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_4/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_5/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_6/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|fullSysGen                                         | continuationAllocationSide/continuationNetwork/queues_7/q/ram_reg | Implied   | 8 x 64               | RAM32M16 x 5   | 
|i_0/\continuationAllocationSide/vcas_0             | wrReqData__deq/ram_strb_reg                                       | Implied   | 4 x 8                | RAM32M16 x 1   | 
|i_0/\continuationAllocationSide/vcas_0             | wrReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|i_0/\continuationAllocationSide/vcas_0             | wrReqData__deq/ram_data_reg                                       | Implied   | 4 x 64               | RAM32M16 x 5   | 
|i_0/\continuationAllocationSide/vcas_0             | rdReq__deq/ram_addr_reg                                           | Implied   | 4 x 6                | RAM32M16 x 1   | 
|i_0/syncSide                                       | argSide/queues_7/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_6/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_5/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_4/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_3/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_2/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_1/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argSide/queues_0/q/ram_reg                                        | Implied   | 32 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_0/addrNtwInQueue/ram_reg                          | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_0/readyTasksQueue/ram_reg                         | Implied   | 16 x 256             | RAM32M16 x 19  | 
|i_0/syncSide                                       | argRouteServers_0/addressesOfReadyTasks/ram_reg                   | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_1/addrNtwInQueue/ram_reg                          | Implied   | 16 x 64              | RAM32M16 x 5   | 
|i_0/syncSide                                       | argRouteServers_1/readyTasksQueue/ram_reg                         | Implied   | 16 x 256             | RAM32M16 x 19  | 
|i_0/syncSide                                       | argRouteServers_1/addressesOfReadyTasks/ram_reg                   | Implied   | 16 x 64              | RAM32M16 x 5   | 
+---------------------------------------------------+-------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_7/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_6/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_5/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_0/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_1/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_2/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_3/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_3/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_3/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance stealSide/stealNW_TQ/taskQueues_3/bramMem/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow_wp.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8500 ; free virtual = 40509
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8497 ; free virtual = 40505
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8494 ; free virtual = 40507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8494 ; free virtual = 40507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8494 ; free virtual = 40507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8494 ; free virtual = 40507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8494 ; free virtual = 40507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   310|
|2     |LUT1     |   853|
|3     |LUT2     |  4924|
|4     |LUT3     |  1712|
|5     |LUT4     |  3234|
|6     |LUT5     |  4241|
|7     |LUT6     |  1462|
|8     |MUXF7    |   128|
|9     |MUXF8    |    64|
|10    |RAM32M   |     7|
|11    |RAM32M16 |   166|
|12    |RAMB18E2 |     8|
|13    |RAMB36E2 |    56|
|14    |FDRE     | 13007|
|15    |FDSE     |    69|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.793 ; gain = 1124.539 ; free physical = 8494 ; free virtual = 40507
Synthesis current peak Physical Memory [PSS] (MB): peak = 3967.732; parent = 3712.427; children = 255.362
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5465.906; parent = 4468.797; children = 997.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 906 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 4468.793 ; gain = 963.023 ; free physical = 8526 ; free virtual = 40539
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.801 ; gain = 1124.539 ; free physical = 8526 ; free virtual = 40539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4468.801 ; gain = 0.000 ; free physical = 8615 ; free virtual = 40628
INFO: [Netlist 29-17] Analyzing 675 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/constraints.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clock. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/constraints.xdc:2]
Finished Parsing XDC File [/home/janberq/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4564.676 ; gain = 0.000 ; free physical = 8460 ; free virtual = 40473
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 173 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 7 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 166 instances

Synth Design complete, checksum: 419fffd0
INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 215 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 4564.676 ; gain = 2561.176 ; free physical = 8708 ; free virtual = 40721
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
