# Input file to Coregen java API
SET_FLAG DEBUG FALSE
SET_FLAG STANDALONE_MODE FALSE
SET_COMMAND_CONTEXT STRING webbrowserpath C:\Programmer\Internet Explorer\iexplore.exe
SET_COMMAND_CONTEXT STRING pdfviewerpath "C:\Programmer\Adobe\Acrobat 6.0\Reader\AcroRd32.exe"
SET_COMMAND_CONTEXT INT mainwindowxcoord 0
SET_COMMAND_CONTEXT INT mainwindowycoord 0
SET_COMMAND_CONTEXT INT mainwindowheight 400
SET_COMMAND_CONTEXT INT mainwindowwidth 200
SET_PREFERENCE flowvendor Foundation_iSE
SET_PREFERENCE vhdlsim True
SET_PREFERENCE verilogsim True
SET_PREFERENCE workingdirectory F:\PT8612\VHDL\xilinx\SDHD_module_v2
SET_PREFERENCE speedgrade -5
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol True
SET_PREFERENCE addpads False
SET_PREFERENCE outputdirectory F:\PT8612\VHDL\xilinx\SDHD_module_v2
SET_PREFERENCE device xc2vp20
SET_PREFERENCE implementationfiletype Edif
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym False
SET_PREFERENCE package ff896
SET_PREFERENCE createndf False
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily virtex2p
SET_PREFERENCE formalverification False
SET_PREFERENCE removerpms False
SET_PARAMETER component_name mult_add_1
SET_CORE_CLASS com.xilinx.ip.mult_gen_v7_0.mult_gen_v7_0
