# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/ipshared/00df/hdl/ip/Reorder_fft_ap_fadd_6_full_dsp_32.vhd" \
"../../../../ZC706_Gen2x4If128.ip_user_files/bd/HLS_FFT/ip/HLS_FFT_Reorder_fft_0_0/sim/HLS_FFT_Reorder_fft_0_0.vhd" \

# Do not sort compile order
nosort
