m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/paok/Documents/Verilog_Labs/Lab2_Display/simulation/modelsim
vdisplay
Z1 !s110 1646867713
!i10b 1
!s100 Bn8LlbN9@ViBa2D>20l@j1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IAW]:^l]IQzLGP[jJAEzdo1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1646867544
8/home/paok/Documents/Verilog_Labs/Lab2_Display/display.v
F/home/paok/Documents/Verilog_Labs/Lab2_Display/display.v
!i122 0
L0 1 37
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1646867713.000000
!s107 /home/paok/Documents/Verilog_Labs/Lab2_Display/display.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/paok/Documents/Verilog_Labs/Lab2_Display|/home/paok/Documents/Verilog_Labs/Lab2_Display/display.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/paok/Documents/Verilog_Labs/Lab2_Display
Z8 tCvgOpt 0
vdisplay_tb
R1
!i10b 1
!s100 Tl_lU0gAYggQREUAifokm0
R2
IOWDSGl8V`c^_nA9bVUi9U2
R3
R0
w1646867672
8/home/paok/Documents/Verilog_Labs/Lab2_Display/display_tb.v
F/home/paok/Documents/Verilog_Labs/Lab2_Display/display_tb.v
!i122 1
L0 1 47
R4
r1
!s85 0
31
R5
!s107 /home/paok/Documents/Verilog_Labs/Lab2_Display/display_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/paok/Documents/Verilog_Labs/Lab2_Display|/home/paok/Documents/Verilog_Labs/Lab2_Display/display_tb.v|
!i113 1
R6
R7
R8
