<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ssssop.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FIFO.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FIFO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="async_receiver.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="async_receiver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="async_transmitter.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="async_transmitter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="loop22op.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="loop22op.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="loop22op.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="loop22op.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="loop22op.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="loop22op.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="loop22op.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="loop22op.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="loop22op.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="loop22op.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="loop22op.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="loop22op.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="loop22op.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="loop22op.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loop22op.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="loop22op.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="loop22op.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="loop22op.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="loop22op.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="loop22op.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="loop22op.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="loop22op.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="loop22op.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="loop22op.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="loop22op.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="loop22op_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="loop22op_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="loop22op_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="loop22op_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="loop22op_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="loop22op_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loop22op_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loop22op_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="loop22op_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="loop22op_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loop22op_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="loop22op_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="loop22op_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="loop22op_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loop22op_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573658094" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573658094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573731832" xil_pn:in_ck="5633864163354890633" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="548824451254057880" xil_pn:start_ts="1573731830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="loop22op.vf"/>
    </transform>
    <transform xil_pn:end_ts="1573658096" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5450939212865845169" xil_pn:start_ts="1573658096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573658096" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573658096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573658096" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4237157572269037036" xil_pn:start_ts="1573658096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573658096" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1573658096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573658096" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6256980116026230395" xil_pn:start_ts="1573658096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573778014" xil_pn:in_ck="-8379334592229170135" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="135246765471494273" xil_pn:start_ts="1573778000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="loop22op.jhd"/>
      <outfile xil_pn:name="loop22op.lso"/>
      <outfile xil_pn:name="loop22op.ngc"/>
      <outfile xil_pn:name="loop22op.ngr"/>
      <outfile xil_pn:name="loop22op.prj"/>
      <outfile xil_pn:name="loop22op.stx"/>
      <outfile xil_pn:name="loop22op.syr"/>
      <outfile xil_pn:name="loop22op.xst"/>
      <outfile xil_pn:name="loop22op_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573777476" xil_pn:in_ck="168905242557417" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893891393791167" xil_pn:start_ts="1573777476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573778023" xil_pn:in_ck="-4822636952780143604" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4504034104723152907" xil_pn:start_ts="1573778014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="loop22op.bld"/>
      <outfile xil_pn:name="loop22op.ngd"/>
      <outfile xil_pn:name="loop22op_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573778049" xil_pn:in_ck="-4822590541295741651" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="6343818628637911857" xil_pn:start_ts="1573778023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="loop22op.pcf"/>
      <outfile xil_pn:name="loop22op_map.map"/>
      <outfile xil_pn:name="loop22op_map.mrp"/>
      <outfile xil_pn:name="loop22op_map.ncd"/>
      <outfile xil_pn:name="loop22op_map.ngm"/>
      <outfile xil_pn:name="loop22op_map.xrpt"/>
      <outfile xil_pn:name="loop22op_summary.xml"/>
      <outfile xil_pn:name="loop22op_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573778084" xil_pn:in_ck="1935894798983590502" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="378965794422880756" xil_pn:start_ts="1573778049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="loop22op.ncd"/>
      <outfile xil_pn:name="loop22op.pad"/>
      <outfile xil_pn:name="loop22op.par"/>
      <outfile xil_pn:name="loop22op.ptwx"/>
      <outfile xil_pn:name="loop22op.unroutes"/>
      <outfile xil_pn:name="loop22op.xpi"/>
      <outfile xil_pn:name="loop22op_pad.csv"/>
      <outfile xil_pn:name="loop22op_pad.txt"/>
      <outfile xil_pn:name="loop22op_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573778118" xil_pn:in_ck="5633864163354885184" xil_pn:name="TRANEXT_bitFile_zynq" xil_pn:prop_ck="-8808622799194500101" xil_pn:start_ts="1573778084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="loop22op.bgn"/>
      <outfile xil_pn:name="loop22op.bit"/>
      <outfile xil_pn:name="loop22op.drc"/>
      <outfile xil_pn:name="loop22op.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573778084" xil_pn:in_ck="-4828716857236799447" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1573778070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="loop22op.twr"/>
      <outfile xil_pn:name="loop22op.twx"/>
    </transform>
  </transforms>

</generated_project>
