{"vcs1":{"timestamp_begin":1699292104.882377672, "rt":0.77, "ut":0.42, "st":0.28}}
{"vcselab":{"timestamp_begin":1699292105.748232285, "rt":0.87, "ut":0.59, "st":0.25}}
{"link":{"timestamp_begin":1699292106.675943894, "rt":0.55, "ut":0.19, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699292104.043084526}
{"VCS_COMP_START_TIME": 1699292104.043084526}
{"VCS_COMP_END_TIME": 1699292107.325344631}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337992}}
{"stitch_vcselab": {"peak_mem": 222604}}
