{
  "design": {
    "design_info": {
      "boundary_crc": "0x40BFD57A775B8ACF",
      "device": "xc7a35ticsg324-1L",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "clk": "",
      "cpu": "",
      "cpu_mem": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "cpu_debug": "",
      "cpu_rst": "",
      "cpu_axi_periph": {
        "s00_couplers": {}
      },
      "multi_oscillator": {
        "param_bram": "",
        "state_fifo_controller": "",
        "state_fifo": "",
        "accumulator": "",
        "axi_controller": ""
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "clk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_clk_wiz_0_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "cpu": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "top_microblaze_0_2",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "0"
          },
          "C_BRANCH_TARGET_CACHE_SIZE": {
            "value": "0"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_DISCRETE_PORTS": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "0"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "4"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "2"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "2"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "0"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "2"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "C_USE_MSR_INSTR": {
            "value": "0"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "DLMB": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "ILMB": {
              "mode": "Master",
              "address_space_ref": "Instruction",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "M_AXI_DP": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > top cpu_mem/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "cpu_mem": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "top_dlmb_v10_2",
            "addressing": {
              "interface_ports": {
                "LMB_M": {
                  "mode": "MirroredMaster",
                  "bridges": [
                    "LMB_Sl_0"
                  ]
                }
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "top_ilmb_v10_2",
            "addressing": {
              "interface_ports": {
                "LMB_M": {
                  "mode": "MirroredMaster",
                  "bridges": [
                    "LMB_Sl_0"
                  ]
                }
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "top_dlmb_bram_if_cntlr_2",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > top cpu_mem/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "top_ilmb_bram_if_cntlr_2",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "top_lmb_bram_2",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "cpu_debug": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "top_mdm_1_2"
      },
      "cpu_rst": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_rst_clk_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "cpu_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "top_cpu_axi_periph_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_REGSLICE": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "cpu_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_cpu_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "cpu_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "cpu_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "multi_oscillator": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "apertures": [
              "0x0008_0000 [ 16K ]"
            ]
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "osc_index": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "osc_phase": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "osc_amp": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "osc_ontime": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "param_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "top_blk_mem_gen_0_3",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "EN_SAFETY_CKT": {
                "value": "false"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "64"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_B": {
                "value": "64"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "state_fifo_controller": {
            "vlnv": "xilinx.com:module_ref:state_fifo:1.0",
            "xci_name": "top_state_fifo_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "state_fifo",
              "boundary_crc": "0x0"
            },
            "ports": {
              "prev_state": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "next_state": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "out_rst": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "state_fifo_prog_full": {
                "direction": "I"
              },
              "state_fifo_dout": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "state_fifo_din": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "state_fifo_wr_en": {
                "direction": "O"
              },
              "state_fifo_rd_en": {
                "direction": "O"
              },
              "state_fifo_valid": {
                "direction": "I"
              }
            }
          },
          "state_fifo": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "top_fifo_generator_0_1",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Full_Threshold_Assert_Value": {
                "value": "500"
              },
              "Input_Data_Width": {
                "value": "64"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Programmable_Full_Type": {
                "value": "Single_Programmable_Full_Threshold_Constant"
              },
              "Valid_Flag": {
                "value": "true"
              }
            }
          },
          "accumulator": {
            "vlnv": "xilinx.com:module_ref:multi_oscillator_accum:1.0",
            "xci_name": "top_multi_oscillator_acc_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multi_oscillator_accum",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "freq_mult": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "vibrato": {
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "param_bram_addr": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "param_bram_data": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "state_fifo_en": {
                "direction": "O"
              },
              "prev_state": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "next_state": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "osc_index": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "osc_phase": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "osc_amp": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "osc_ontime": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "axi_controller": {
            "vlnv": "xilinx.com:module_ref:multi_oscillator_axi:1.0",
            "xci_name": "top_multi_oscillator_axi_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multi_oscillator_axi",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "13",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "freq_mult": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "vibrato": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "param_bram_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "param_bram_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "param_bram_wen": {
                "direction": "O"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_controller/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_1": {
            "ports": [
              "clk",
              "param_bram/clka",
              "param_bram/clkb",
              "state_fifo_controller/clk",
              "state_fifo/clk",
              "accumulator/clk",
              "axi_controller/clk"
            ]
          },
          "rst_1": {
            "ports": [
              "rst",
              "param_bram/rstb",
              "state_fifo_controller/rst",
              "state_fifo/rst",
              "accumulator/rst",
              "axi_controller/rst"
            ]
          },
          "axi_controller_freq_mult": {
            "ports": [
              "axi_controller/freq_mult",
              "accumulator/freq_mult"
            ]
          },
          "axi_controller_vibrato": {
            "ports": [
              "axi_controller/vibrato",
              "accumulator/vibrato"
            ]
          },
          "axi_controller_param_bram_data": {
            "ports": [
              "axi_controller/param_bram_data",
              "param_bram/dina"
            ]
          },
          "axi_controller_param_bram_addr": {
            "ports": [
              "axi_controller/param_bram_addr",
              "param_bram/addra"
            ]
          },
          "axi_controller_freq_bram_wen": {
            "ports": [
              "axi_controller/param_bram_wen",
              "param_bram/wea"
            ]
          },
          "multi_oscillator_acc_0_param_bram_addr": {
            "ports": [
              "accumulator/param_bram_addr",
              "param_bram/addrb"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "param_bram/doutb",
              "accumulator/param_bram_data"
            ]
          },
          "multi_oscillator_acc_0_next_state": {
            "ports": [
              "accumulator/next_state",
              "state_fifo_controller/next_state"
            ]
          },
          "state_fifo_0_prev_state": {
            "ports": [
              "state_fifo_controller/prev_state",
              "accumulator/prev_state"
            ]
          },
          "multi_oscillator_acc_0_state_fifo_en": {
            "ports": [
              "accumulator/state_fifo_en",
              "state_fifo_controller/en"
            ]
          },
          "fifo_generator_0_valid": {
            "ports": [
              "state_fifo/valid",
              "state_fifo_controller/state_fifo_valid"
            ]
          },
          "fifo_generator_0_prog_full": {
            "ports": [
              "state_fifo/prog_full",
              "state_fifo_controller/state_fifo_prog_full"
            ]
          },
          "state_fifo_0_state_fifo_rd_en": {
            "ports": [
              "state_fifo_controller/state_fifo_rd_en",
              "state_fifo/rd_en"
            ]
          },
          "state_fifo_0_state_fifo_wr_en": {
            "ports": [
              "state_fifo_controller/state_fifo_wr_en",
              "state_fifo/wr_en"
            ]
          },
          "state_fifo_0_state_fifo_dout": {
            "ports": [
              "state_fifo_controller/state_fifo_dout",
              "state_fifo/din"
            ]
          },
          "fifo_generator_0_dout": {
            "ports": [
              "state_fifo/dout",
              "state_fifo_controller/state_fifo_din"
            ]
          },
          "multi_oscillator_acc_0_osc_index": {
            "ports": [
              "accumulator/osc_index",
              "osc_index"
            ]
          },
          "multi_oscillator_acc_0_osc_phase": {
            "ports": [
              "accumulator/osc_phase",
              "osc_phase"
            ]
          },
          "multi_oscillator_acc_0_osc_amp": {
            "ports": [
              "accumulator/osc_amp",
              "osc_amp"
            ]
          },
          "multi_oscillator_acc_0_osc_ontime": {
            "ports": [
              "accumulator/osc_ontime",
              "osc_ontime"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "cpu/ILMB",
          "cpu_mem/ILMB"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "cpu/DLMB",
          "cpu_mem/DLMB"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "cpu_debug/MBDEBUG_0",
          "cpu/DEBUG"
        ]
      },
      "cpu_M_AXI_DP": {
        "interface_ports": [
          "cpu/M_AXI_DP",
          "cpu_axi_periph/S00_AXI"
        ]
      },
      "cpu_axi_periph_M00_AXI": {
        "interface_ports": [
          "cpu_axi_periph/M00_AXI",
          "multi_oscillator/S_AXI"
        ]
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk/clk_in1"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk/clk_out1",
          "cpu/Clk",
          "cpu_mem/LMB_Clk",
          "cpu_rst/slowest_sync_clk",
          "cpu_axi_periph/ACLK",
          "cpu_axi_periph/S00_ACLK",
          "cpu_axi_periph/M00_ACLK",
          "multi_oscillator/clk"
        ]
      },
      "clk_locked": {
        "ports": [
          "clk/locked",
          "cpu_rst/dcm_locked"
        ]
      },
      "rst_clk_100M_mb_reset": {
        "ports": [
          "cpu_rst/mb_reset",
          "cpu/Reset"
        ]
      },
      "rst_clk_100M_bus_struct_reset": {
        "ports": [
          "cpu_rst/bus_struct_reset",
          "cpu_mem/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "cpu_debug/Debug_SYS_Rst",
          "cpu_rst/mb_debug_sys_rst"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset",
          "clk/resetn",
          "cpu_rst/ext_reset_in"
        ]
      },
      "cpu_rst_interconnect_aresetn": {
        "ports": [
          "cpu_rst/interconnect_aresetn",
          "cpu_axi_periph/ARESETN",
          "cpu_axi_periph/S00_ARESETN",
          "cpu_axi_periph/M00_ARESETN"
        ]
      },
      "cpu_rst_peripheral_reset": {
        "ports": [
          "cpu_rst/peripheral_reset",
          "multi_oscillator/rst"
        ]
      }
    },
    "addressing": {
      "/cpu": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/cpu_mem/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_multi_oscillator_axi_0_reg0": {
                "address_block": "/multi_oscillator/axi_controller/S_AXI/reg0",
                "offset": "0x00080000",
                "range": "16K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/cpu_mem/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}