\hypertarget{unionu_s_c_i_c_r1}{}\section{u\+S\+C\+I\+C\+R1 Union Reference}
\label{unionu_s_c_i_c_r1}\index{u\+S\+C\+I\+C\+R1@{u\+S\+C\+I\+C\+R1}}


S\+C\+I Control Register 1.  




{\ttfamily \#include $<$sci.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{unionu_s_c_i_c_r1_aba308d63db050aed25cfd36c37e41ad4}{}t\+U08 \hyperlink{unionu_s_c_i_c_r1_aba308d63db050aed25cfd36c37e41ad4}{byte}\label{unionu_s_c_i_c_r1_aba308d63db050aed25cfd36c37e41ad4}

\begin{DoxyCompactList}\small\item\em access register as byte \end{DoxyCompactList}\item 
\hypertarget{unionu_s_c_i_c_r1_aa17c0e5a228b356020a048f40dfb8606}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a2ca1cc629f14218f4fed92bee480d313}{pt}:1\\
\>\>{\em parity type }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a9015978b5dd53b0cf5a110bfff561d2e}{pe}:1\\
\>\>{\em parity enable }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a60ac7b28e962c7d6ca0017bee3bda0eb}{ilt}:1\\
\>\>{\em idle line type }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_ad48dc259a0efd292e5a73dc148be1777}{wake}:1\\
\>\>{\em wake up by address mark/idle }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a771a35c306302b34d470aa1cfd193951}{m}:1\\
\>\>{\em mode select }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a038b6003177d330e90e59b2a8806dda6}{rsrc}:1\\
\>\>{\em receiver source }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a8132a916bc71cb77a867f8bb201b24f3}{sciswai}:1\\
\>\>{\em stop in wait mode }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a0fe9b333f2a73959d9272f3fa0764239}{loops}:1\\
\>\>{\em loop mode/single wire mode enable }\\
\} \hyperlink{unionu_s_c_i_c_r1_aa17c0e5a228b356020a048f40dfb8606}{bit}\label{unionu_s_c_i_c_r1_aa17c0e5a228b356020a048f40dfb8606}
\\

\end{tabbing}\begin{DoxyCompactList}\small\item\em access register as bits \end{DoxyCompactList}\item 
\hypertarget{unionu_s_c_i_c_r1_a0f24db7e8a164886523033afed7bc4de}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a0f43f80db778744f4764347ff6f4d839}{bkdfe}:1\\
\>\>{\em break detect feature enable }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a08b998db26bde60fa3f84949399aa795}{berrm0}:1\\
\>\>{\em bit error mode }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_aa8b62bf5cae234384943f930e146c0dc}{berrm1}:1\\
\>\>{\em bit error mode }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_aa3e5250d311ceb1525f9adf38f0d7982}{\_\_pad0\_\_}:2\\
\>\>{\em bit reserved area }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a85630b949936b19c709bff2e9f8b198f}{tnp}:2\\
\>\>{\em transmit narrow pulse }\\
\>tU08 \hyperlink{unionu_s_c_i_c_r1_a2b6202cb93c6149682a201b528080d13}{iren}:1\\
\>\>{\em IRDA enable. }\\
\} \hyperlink{unionu_s_c_i_c_r1_a0f24db7e8a164886523033afed7bc4de}{abit}\label{unionu_s_c_i_c_r1_a0f24db7e8a164886523033afed7bc4de}
\\

\end{tabbing}\begin{DoxyCompactList}\small\item\em alternate bits for S\+C\+I\+A\+C\+R1 \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+C\+I Control Register 1. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/b52932/\+Documents/\+Magni\+V\+\_\+\+A\+P\+I/\+Magni\+V\+\_\+\+A\+P\+I/\+Sources/\+Magni\+V\+\_\+\+A\+P\+I/\+S\+C\+I/\hyperlink{sci_8h}{sci.\+h}\end{DoxyCompactItemize}
