#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  6 13:43:25 2020
# Process ID: 237831
# Current directory: /home/ciprian/Documents/Github/Nexys-A7/hw/proj/hw.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/ciprian/Documents/Github/Nexys-A7/hw/proj/hw.runs/synth_1/top.vds
# Journal file: /home/ciprian/Documents/Github/Nexys-A7/hw/proj/hw.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ciprian/Documents/Github/Nexys-A7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 237865
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2119.512 ; gain = 3.836 ; free physical = 4891 ; free virtual = 12909
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/top.v:26]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/PS2Receiver.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/Seg_7_Display.v:45]
INFO: [Synth 8-226] default block is never used [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/Seg_7_Display.v:62]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (3#1) [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/Seg_7_Display.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ciprian/Documents/Github/Nexys-A7/hw/src/hdl/top.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2160.449 ; gain = 44.773 ; free physical = 4948 ; free virtual = 12967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2175.293 ; gain = 59.617 ; free physical = 4942 ; free virtual = 12961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2175.293 ; gain = 59.617 ; free physical = 4942 ; free virtual = 12961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.293 ; gain = 0.000 ; free physical = 4936 ; free virtual = 12955
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ciprian/Documents/Github/Nexys-A7/hw/src/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/ciprian/Documents/Github/Nexys-A7/hw/src/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ciprian/Documents/Github/Nexys-A7/hw/src/constraints/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.043 ; gain = 0.000 ; free physical = 4797 ; free virtual = 12828
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.043 ; gain = 0.000 ; free physical = 4797 ; free virtual = 12828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4879 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4879 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4879 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4868 ; free virtual = 12928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4845 ; free virtual = 12919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4771 ; free virtual = 12797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4770 ; free virtual = 12796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4729 ; free virtual = 12797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4729 ; free virtual = 12797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4729 ; free virtual = 12797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |    11|
|6     |LUT4   |    12|
|7     |LUT5   |     5|
|8     |LUT6   |    21|
|9     |MUXF7  |     4|
|10    |FDRE   |    82|
|11    |FDSE   |     2|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4729 ; free virtual = 12797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2344.043 ; gain = 59.617 ; free physical = 4779 ; free virtual = 12847
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2344.043 ; gain = 228.367 ; free physical = 4779 ; free virtual = 12847
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.043 ; gain = 0.000 ; free physical = 4857 ; free virtual = 12925
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.043 ; gain = 0.000 ; free physical = 4798 ; free virtual = 12868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2344.043 ; gain = 228.500 ; free physical = 4858 ; free virtual = 12928
INFO: [Common 17-1381] The checkpoint '/home/ciprian/Documents/Github/Nexys-A7/hw/proj/hw.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 13:43:51 2020...
