library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity comparator is
    Port (
        -- Inputs are Q42.20 (62 bits)
        a_in   : in  std_logic_vector(61 downto 0);
        b_in   : in  std_logic_vector(61 downto 0);
        
        -- Output is '1' if the top 60 bits match (ignoring last 2)
        cmp_eq : out std_logic
    );
end comparator;

architecture Behavioral of comparator is
begin
    -- Slice comparison: Check if bits [61 down to 2] are identical.
    -- Bits 1 and 0 are ignored.
    cmp_eq <= '1' when a_in(61 downto 2) = b_in(61 downto 2) else '0';

end Behavioral;