// Seed: 2685887114
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  logic id_4;
  assign id_3 = id_1;
  assign id_4 = ~id_3;
endmodule
