# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_5_1.2.srcs/sources_1/new/enable190.vhd" \

# Do not sort compile order
nosort
