Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fcdeb21059b042c38e1b5105d99ca235 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guessing_game_behav xil_defaultlib.guessing_game xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/yixin/Desktop/DL202010_Yi/lab 11/project_1/project_1.srcs/sources_1/new/guessing_game.sv:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'y' [C:/Users/yixin/Desktop/DL202010_Yi/lab 11/project_1/project_1.srcs/sources_1/new/guessing_game.sv:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.debounce(N=1)
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guessing_game
Compiling module xil_defaultlib.glbl
Built simulation snapshot guessing_game_behav
