

Implementation tool: Xilinx Vivado v.2017.4
Project:             mandelbrot-hls
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Thu May 17 09:41:48 DST 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1512
FF:            1831
DSP:             25
BRAM:             0
SRL:             28
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.929
Timing met
