<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200')">rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2126.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2126.html#Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204739"  onclick="showContent('inst_tag_204739')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204739_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204739_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204739_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204739_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204740"  onclick="showContent('inst_tag_204740')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204740_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204740_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204740_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204740_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204745"  onclick="showContent('inst_tag_204745')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204745_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204745_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204745_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204745_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204747"  onclick="showContent('inst_tag_204747')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204747_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204747_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204747_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204747_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204748"  onclick="showContent('inst_tag_204748')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204748_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204748_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204748_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204748_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204737"  onclick="showContent('inst_tag_204737')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204737_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204737_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204737_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204737_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204738"  onclick="showContent('inst_tag_204738')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204738_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204738_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204738_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204738_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204743"  onclick="showContent('inst_tag_204743')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204743_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204743_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204743_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204743_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204746"  onclick="showContent('inst_tag_204746')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204746_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204746_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204746_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204746_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204744"  onclick="showContent('inst_tag_204744')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204744_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204744_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204744_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204744_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204741"  onclick="showContent('inst_tag_204741')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204741_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204741_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2126.html#inst_tag_204741_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204741_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2126.html#inst_tag_204742"  onclick="showContent('inst_tag_204742')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204742_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204742_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2126.html#inst_tag_204742_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204742_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_204739'>
<hr>
<a name="inst_tag_204739"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204739" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204739_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204739_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204739_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204739_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.40</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod103.html#inst_tag_10579" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204740'>
<hr>
<a name="inst_tag_204740"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204740" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204740_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204740_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204740_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204740_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.78</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.55</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod980.html#inst_tag_72904" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204745'>
<hr>
<a name="inst_tag_204745"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204745" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204745_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204745_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204745_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204745_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.78</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.55</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod980.html#inst_tag_72905" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204747'>
<hr>
<a name="inst_tag_204747"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204747" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204747_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204747_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204747_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204747_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.78</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.55</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod980.html#inst_tag_72906" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204748'>
<hr>
<a name="inst_tag_204748"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204748" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204748_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204748_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2126.html#inst_tag_204748_Toggle" > 24.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204748_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.78</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.55</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod980.html#inst_tag_72907" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204737'>
<hr>
<a name="inst_tag_204737"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204737" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204737_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204737_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204737_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204737_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1241.html#inst_tag_79476" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204738'>
<hr>
<a name="inst_tag_204738"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204738" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204738_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204738_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204738_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204738_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.22</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.28</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod103.html#inst_tag_10578" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204743'>
<hr>
<a name="inst_tag_204743"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204743" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204743_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204743_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204743_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204743_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1241.html#inst_tag_79479" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204746'>
<hr>
<a name="inst_tag_204746"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204746" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204746_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2126.html#inst_tag_204746_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204746_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2126.html#inst_tag_204746_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.22</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.28</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod103.html#inst_tag_10581" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204744'>
<hr>
<a name="inst_tag_204744"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204744" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204744_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204744_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2126.html#inst_tag_204744_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204744_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod103.html#inst_tag_10580" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204741'>
<hr>
<a name="inst_tag_204741"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204741_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204741_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2126.html#inst_tag_204741_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204741_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.80</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1241.html#inst_tag_79477" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204742'>
<hr>
<a name="inst_tag_204742"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_204742" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204742_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204742_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2126.html#inst_tag_204742_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2126.html#inst_tag_204742_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.80</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1241.html#inst_tag_79478" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2126.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2126.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2126.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2126.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204739'>
<a name="inst_tag_204739_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204739" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204739_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204739" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204739_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204739" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204739_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204739" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204740'>
<a name="inst_tag_204740_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204740" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204740_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204740" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204740_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204740" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204740_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204740" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204745'>
<a name="inst_tag_204745_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204745" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204745_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204745" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204745_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204745" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204745_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204745" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204747'>
<a name="inst_tag_204747_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204747" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204747_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204747" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204747_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204747" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204747_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204747" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204748'>
<a name="inst_tag_204748_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204748" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204748_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204748" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204748_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204748" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">12</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">6</td>
<td class="rt">24.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204748_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204748" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204737'>
<a name="inst_tag_204737_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204737" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204737_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204737" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204737_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204737" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204737_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204737" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204738'>
<a name="inst_tag_204738_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204738" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204738_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204738" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204738_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204738" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204738_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204738" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204743'>
<a name="inst_tag_204743_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204743" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204743_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204743" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204743_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204743" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204743_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204743" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204746'>
<a name="inst_tag_204746_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204746" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204746_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204746" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204746_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204746" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204746_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204746" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204744'>
<a name="inst_tag_204744_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204744" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204744_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204744" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204744_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204744" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204744_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204744" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204741'>
<a name="inst_tag_204741_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204741_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204741_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204741_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204741" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204742'>
<a name="inst_tag_204742_Line"></a>
<b>Line Coverage for Instance : <a href="mod2126.html#inst_tag_204742" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151457</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>151479</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
151456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151457     1/1          		if ( ! Sys_Clk_RstN )
151458     1/1          			Full &lt;= #1.0 ( 1'b0 );
151459     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
151460                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
151461                  	assign Sys_Pwr_WakeUp = 1'b0;
151462                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
151463                  	assign Tx_0 = RxInt_0;
151464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151465     1/1          		if ( ! Sys_Clk_RstN )
151466     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
151467     1/1          		else if ( RxVld &amp; RxRdy )
151468     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
151469                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
151470                  	assign Tx_2 = RxInt_2;
151471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
151472     1/1          		if ( ! Sys_Clk_RstN )
151473     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
151474     1/1          		else if ( RxVld &amp; RxRdy )
151475     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
151476                  	// synopsys translate_off
151477                  	// synthesis translate_off
151478                  	always @( posedge Sys_Clk )
151479     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
151480     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
151481     <font color = "grey">unreachable  </font>				dontStop = 0;
151482     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
151483     <font color = "grey">unreachable  </font>				if (!dontStop) begin
151484     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
151485     <font color = "grey">unreachable  </font>					$stop;
151486                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
151487                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_204742_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2126.html#inst_tag_204742" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151462
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       151469
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204742_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2126.html#inst_tag_204742" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204742_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2126.html#inst_tag_204742" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151462</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">151469</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151457</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151462     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151469     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151458     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
151459     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151466     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
151467     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151468     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
151473     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
151474     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
151475     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_204737">
    <li>
      <a href="#inst_tag_204737_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204737_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204737_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204737_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204738">
    <li>
      <a href="#inst_tag_204738_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204738_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204738_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204738_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204739">
    <li>
      <a href="#inst_tag_204739_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204739_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204739_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204739_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204740">
    <li>
      <a href="#inst_tag_204740_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204740_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204740_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204740_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204741">
    <li>
      <a href="#inst_tag_204741_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204741_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204741_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204741_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204742">
    <li>
      <a href="#inst_tag_204742_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204742_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204742_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204742_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204743">
    <li>
      <a href="#inst_tag_204743_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204743_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204743_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204743_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204744">
    <li>
      <a href="#inst_tag_204744_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204744_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204744_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204744_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204745">
    <li>
      <a href="#inst_tag_204745_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204745_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204745_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204745_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204746">
    <li>
      <a href="#inst_tag_204746_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204746_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204746_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204746_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204747">
    <li>
      <a href="#inst_tag_204747_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204747_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204747_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204747_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204748">
    <li>
      <a href="#inst_tag_204748_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204748_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204748_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204748_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
