{
	"acmid": "2485720",
	"author": [
		"Wen-Pin Tu",
		"Shih-Hsu Huang",
		"Chun-Hua Cheng"
	],
	"booktitle": "Proceedings of the 17th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2013",
	"dblpkey": "conf/date/TuHC13",
	"pages": "1831-1836",
	"publisher": "EDA Consortium San Jose, CA, USA / ACM DL",
	"stemmed": [
		"co",
		"synthesi",
		"of",
		"data",
		"path",
		"and",
		"clock",
		"control",
		"path",
		"for",
		"minimum",
		"period",
		"clock",
		"gate"
	],
	"title": "Co-synthesis of data paths and clock control paths for minimum-period clock gating",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2013
}