// Seed: 262590684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    output supply0 id_8,
    output uwire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    input wand id_15,
    output uwire id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
endmodule
