Info: Generated by version: 24.3.1 build 102
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_rrip.ip --synthesis=VERILOG --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\qii\ip\ed_synth\ed_synth_rrip --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: ed_synth_rrip.altera_s10_user_rst_clkgate_inst: Please use the new Intel FPGA IP named intel_user_rst_clkgate
Info: ed_synth_rrip: "Transforming system: ed_synth_rrip"
Info: ed_synth_rrip: "Naming system components in system: ed_synth_rrip"
Info: ed_synth_rrip: "Processing generation queue"
Info: ed_synth_rrip: "Generating: ed_synth_rrip"
Info: ed_synth_rrip: "Generating: altera_s10_user_rst_clkgate"
Info: altera_s10_user_rst_clkgate_inst: generating top-level entity altera_s10_user_rst_clkgate
Info: ed_synth_rrip: Done "ed_synth_rrip" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
