
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182329                       # Simulator instruction rate (inst/s)
host_op_rate                                   233867                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 233584                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378808                       # Number of bytes of host memory used
host_seconds                                 42421.85                       # Real time elapsed on the host
sim_insts                                  7734720069                       # Number of instructions simulated
sim_ops                                    9921087832                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        81920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       196096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1584128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       481024                       # Number of bytes written to this memory
system.physmem.bytes_written::total            481024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          640                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12376                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3758                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3758                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       400442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19789562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       426276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15345953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8267180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       477946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       413359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19789562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159866592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       400442                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       426276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       477946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       413359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3668561                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48543847                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48543847                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48543847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       400442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19789562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       426276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15345953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8267180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       477946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       413359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19789562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              208410439                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759112                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586833                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639749                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759112                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282363                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121480     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323435      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515880                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407638                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178377                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7086                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536876                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241123                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99969                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64837                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28617                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747694                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159233                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423333                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877675     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335502      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090901      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471793      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594846      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570811      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324961      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308120                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242333     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796791     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976895     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423333                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442839                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946576                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120327                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201387                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933423                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054670                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335842                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316761                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653467                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120026                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22108987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353445                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17841041     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562199      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731698      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721308      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196679      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833965      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62761      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113473      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22108987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930355                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068900                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978327                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307029                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434135                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23762686                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1930059                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1579258                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       190592                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       790018                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          756779                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          198120                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8557                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18563807                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10792674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1930059                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       954899                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2250388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         521889                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        522391                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1137834                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       190642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21665428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19415040     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          104198      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          165837      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          224433      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          232071      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          196707      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          109315      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          164335      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1053492      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21665428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081222                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454186                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18373826                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       714248                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2246068                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2668                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        328615                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       317526                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13243039                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        328615                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18424451                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         140017                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       457400                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2198711                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       116231                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13237633                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16716                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18469295                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     61577287                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     61577287                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15966049                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2503166                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3229                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1658                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           346884                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1240274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       670026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7879                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219515                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13220998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12538411                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1896                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1492191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3584900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21665428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266635                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16315950     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2233826     10.31%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1121396      5.18%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818200      3.78%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       646779      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       265035      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       166032      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86970      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11240      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21665428                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2584     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8102     38.39%     50.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10416     49.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10546935     84.12%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187268      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1569      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1134813      9.05%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       667826      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12538411                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527651                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              21102                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46765248                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14716491                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12348660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12559513                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25339                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       203098                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10225                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        328615                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         112271                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11761                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13224259                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1240274                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       670026                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1660                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       109653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       218089                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12364261                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1067584                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       174150                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1735352                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1756181                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            667768                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520323                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12348781                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12348660                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7089764                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19111536                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519666                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370968                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9307135                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11452203                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1771993                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192777                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21336813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.536734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16599654     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2367556     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       876127      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418418      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376509      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       203488      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       163097      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80631      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       251333      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21336813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9307135                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11452203                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1696956                       # Number of memory references committed
system.switch_cpus1.commit.loads              1037164                       # Number of loads committed
system.switch_cpus1.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1651413                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10318297                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       235811                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       251333                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34309611                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26777092                       # The number of ROB writes
system.switch_cpus1.timesIdled                 283396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2097258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9307135                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11452203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9307135                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.553169                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.553169                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391670                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391670                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        55639953                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17203799                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12272784                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                23762736                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1727933                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1550990                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       137725                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1170220                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1152281                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           98425                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4059                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18392476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               9830691                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1727933                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1250706                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2192847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         457908                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        435175                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1113125                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       134817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21339944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.513416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.747605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19147097     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          343427      1.61%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          162689      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          338489      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           99619      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          315299      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           46948      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           75680      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          810696      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21339944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.072716                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.413702                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18164209                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       667894                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2188395                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1740                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        317702                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       155820                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1744                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      10936163                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4273                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        317702                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18190161                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         454490                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       135717                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2164474                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77396                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      10918481                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8235                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        62855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     14244980                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     49381583                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     49381583                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     11488214                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2756766                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1395                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          709                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           165384                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2026927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       304694                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2684                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        69303                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          10860850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         10149988                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         6613                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2009566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4124218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21339944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.475633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.084727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16882517     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1376829      6.45%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1527276      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       875050      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       437366      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       109424      0.51%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       125994      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2995      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2493      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21339944                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16293     56.90%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          6861     23.96%     80.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         5479     19.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      7923338     78.06%     78.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        75807      0.75%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          687      0.01%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1848363     18.21%     97.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       301793      2.97%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      10149988                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.427139                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28633                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002821                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41675166                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     12871844                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9890103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      10178621                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         7566                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       419075                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8257                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        317702                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         352453                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9651                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     10862256                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2026927                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       304694                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          708                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        92724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        52934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       145658                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     10024754                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1823176                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       125234                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2124934                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1529080                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            301758                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.421869                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               9892473                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              9890103                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          5998129                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         12827623                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.416202                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.467595                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      7895724                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      8838590                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2024130                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       136699                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21022242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.420440                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.291992                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17757059     84.47%     84.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1265155      6.02%     90.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       830321      3.95%     94.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       258133      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       439723      2.09%     97.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        81526      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        52047      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        46634      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       291644      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21022242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      7895724                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       8838590                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1904289                       # Number of memory references committed
system.switch_cpus2.commit.loads              1607852                       # Number of loads committed
system.switch_cpus2.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1361043                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          7708359                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       105543                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       291644                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            31593292                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           22043412                       # The number of ROB writes
system.switch_cpus2.timesIdled                 415809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2422792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            7895724                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              8838590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      7895724                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.009570                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.009570                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.332273                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.332273                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        46682738                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       12832861                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11704096                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1384                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1868439                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1531932                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       185611                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       789580                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          729253                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          191565                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8263                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17889598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10628823                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1868439                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       920818                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2338003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         525763                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        990065                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1103813                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       184378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21554715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.948757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19216712     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          252719      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          292130      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          161104      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          186710      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          102548      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           69601      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          180772      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1092419      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21554715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078629                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447289                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17744529                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1138189                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2319258                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        17619                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        335117                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       303183                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1932                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12978140                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10161                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        335117                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17771865                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         299249                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       761748                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2310444                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        76289                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12969793                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18751                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        36094                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18022977                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     60392294                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     60392294                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15384599                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2638366                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3444                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1941                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           208543                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1242815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       674755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17702                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       149111                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12949632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12239160                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17296                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1620065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3745719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21554715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258918                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16398975     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2072477      9.61%     85.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1114652      5.17%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       771599      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       674222      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       345345      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        83446      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        53699      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        40300      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21554715                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2978     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         11764     44.05%     55.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11963     44.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10243905     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191255      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1497      0.01%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1132929      9.26%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       669574      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12239160                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515057                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26705                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46077034                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14573280                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12033762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12265865                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        30660                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       223345                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15068                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          749                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        335117                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         256643                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12138                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12953110                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1242815                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       674755                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1942                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       107707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       103979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       211686                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12057381                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1063622                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       181777                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1733012                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1686057                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            669390                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507407                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12034010                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12033762                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7153326                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18739937                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506413                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381716                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9035175                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11084103                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1869159                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3022                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       186574                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21219597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.340560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16692127     78.66%     78.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2099083      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       880721      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       528218      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       365651      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       236612      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       122695      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        98830      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       195660      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21219597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9035175                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11084103                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1679157                       # Number of memory references committed
system.switch_cpus3.commit.loads              1019470                       # Number of loads committed
system.switch_cpus3.commit.membars               1508                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1586135                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9992789                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       225405                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       195660                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            33977134                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26241667                       # The number of ROB writes
system.switch_cpus3.timesIdled                 276343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2208025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9035175                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11084103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9035175                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.630025                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.630025                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380224                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380224                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        54390505                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16702400                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12109541                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3018                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2126294                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1770743                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       195400                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       804749                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          774686                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          228146                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9047                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18490645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11666211                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2126294                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1002832                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2429937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         545708                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        947777                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1150269                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       186668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22216893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19786956     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          148302      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          186589      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          299400      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          125422      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          160318      0.72%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          188265      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           86143      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1235498      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22216893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089480                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490946                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18381573                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1067679                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2418147                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1233                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348253                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       323068                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14259485                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348253                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18400755                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          60044                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       955344                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2400201                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        52289                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14170654                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7673                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        36178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19790413                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     65889771                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     65889771                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16510762                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3279614                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3386                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           183990                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1329087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       692785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7878                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       157961                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13830994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13253400                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14345                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1706361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3494874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22216893                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.596546                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.318713                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16601674     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2561434     11.53%     86.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1045699      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       587437      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       794541      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       246332      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       240171      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       129433      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22216893                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          91734     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12605     10.85%     89.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11845     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11165690     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       180820      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1214867      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       690385      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13253400                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.557739                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             116184                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008766                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48854215                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15540832                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12905662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13369584                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         9894                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       255998                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10757                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348253                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          45907                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         5736                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13834397                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        10786                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1329087                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       692785                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       115154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       110482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       225636                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13021019                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1194697                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       232374                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1884961                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1840363                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            690264                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547959                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12905760                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12905662                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7730959                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20773651                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543105                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372152                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9605737                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11836527                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1997883                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       196838                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21868640                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541256                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.360942                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16856862     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2540565     11.62%     88.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       923218      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       459047      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       419608      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       176065      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       174820      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        82932      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       235523      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21868640                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9605737                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11836527                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1755114                       # Number of memory references committed
system.switch_cpus4.commit.loads              1073086                       # Number of loads committed
system.switch_cpus4.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1715498                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10656950                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       244466                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       235523                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35467462                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28017114                       # The number of ROB writes
system.switch_cpus4.timesIdled                 283052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1545847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9605737                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11836527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9605737                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.473807                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.473807                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.404235                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.404235                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        58586499                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18034895                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13185103                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1761313                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1588793                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        94139                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       651835                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          627744                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           96841                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4126                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18656485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11071815                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1761313                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       724585                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2188465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         296909                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1251128                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1072436                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        94405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22296501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20108036     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           77436      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160867      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           66594      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          362365      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          323553      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           62586      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          131796      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1003268      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22296501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074121                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465932                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18531353                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1377721                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2180167                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7068                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        200186                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       154865                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12981806                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1457                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        200186                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18552579                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1208216                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       102082                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2167685                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65747                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12973713                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           76                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         29099                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        23191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          860                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     15240261                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     61097647                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     61097647                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     13482189                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1758051                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           161767                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3057055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1545440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        13853                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        75695                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12946970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12434077                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7247                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1019925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2456814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22296501                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.557669                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.352738                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17859696     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1338871      6.00%     86.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1092494      4.90%     91.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       472906      2.12%     93.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       595685      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       570093      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       325052      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        25649      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16055      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22296501                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31456     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        242028     86.27%     97.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7061      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      7805236     62.77%     62.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       108511      0.87%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2978267     23.95%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1541319     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12434077                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.523259                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             280545                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022563                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     47452446                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13968771                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12327034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12714622                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        22208                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       121401                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10424                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1100                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        200186                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1167678                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        18713                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12948498                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3057055                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1545440                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          770                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        53988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        56243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       110231                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12346437                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2968445                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        87639                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4509578                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1617937                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1541133                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.519571                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12327448                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12327034                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6660081                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13136994                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.518755                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506971                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10006309                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11758983                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1190888                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        95985                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22096315                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.532169                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.354143                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17824797     80.67%     80.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1564315      7.08%     87.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       732206      3.31%     91.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       721925      3.27%     94.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       196959      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       833473      3.77%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        62944      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        45952      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       113744      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22096315                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10006309                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11758983                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4470661                       # Number of memory references committed
system.switch_cpus5.commit.loads              2935650                       # Number of loads committed
system.switch_cpus5.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1553057                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10456398                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       113918                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       113744                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34932416                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26099980                       # The number of ROB writes
system.switch_cpus5.timesIdled                 406793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1466239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10006309                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11758983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10006309                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.374776                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.374776                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.421092                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.421092                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        61027965                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14321693                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15448734                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1722421                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1545883                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       137397                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1166182                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1148393                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           98101                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4043                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18339315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               9800578                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1722421                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1246494                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2185861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         456573                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        451887                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1109924                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       134488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     21295509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.512822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.746637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19109648     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          342302      1.61%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          162120      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          337430      1.58%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           99459      0.47%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          314670      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           46550      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           75142      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          808188      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     21295509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.072484                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.412435                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18110565                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       685046                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2181467                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1725                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        316702                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       155235                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1744                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      10900834                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4267                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        316702                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18136508                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         468522                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       138839                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2157569                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        77365                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      10883522                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8207                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        62868                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     14195661                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     49222268                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     49222268                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     11452831                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2742820                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1388                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          705                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           164948                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2022357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       303657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2562                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        69255                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          10826784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         10119149                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         6801                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2001468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4109837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     21295509                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.475178                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.084282                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16852102     79.13%     79.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1371619      6.44%     85.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1522872      7.15%     92.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       872535      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       436576      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       109015      0.51%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       125270      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2978      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2542      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     21295509                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          16223     56.86%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          6858     24.04%     80.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         5452     19.11%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      7897482     78.04%     78.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        75435      0.75%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          684      0.01%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1844836     18.23%     97.03% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       300712      2.97%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      10119149                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.425841                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28533                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002820                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     41569141                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     12829674                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      9860294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      10147682                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         7463                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       417910                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         8426                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        316702                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         366184                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         9589                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     10828184                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          427                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2022357                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       303657                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          704                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3667                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        92288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        52957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       145245                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      9995049                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1819677                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       124100                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2120362                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1524812                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            300685                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.420619                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               9862909                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              9860294                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          5979051                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         12782902                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.414948                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.467738                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      7873571                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      8812570                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2016063                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1379                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       136363                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20978807                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.420070                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.291641                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17724662     84.49%     84.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1259849      6.01%     90.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       827775      3.95%     94.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       256914      1.22%     95.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       438951      2.09%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        81511      0.39%     98.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        51763      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        46564      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       290818      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20978807                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      7873571                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       8812570                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1899674                       # Number of memory references committed
system.switch_cpus6.commit.loads              1604443                       # Number of loads committed
system.switch_cpus6.commit.membars                688                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1357213                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          7685262                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       105126                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       290818                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            31516596                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           21974248                       # The number of ROB writes
system.switch_cpus6.timesIdled                 414719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2467231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            7873571                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              8812570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      7873571                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.018038                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.018038                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.331341                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.331341                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        46547234                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       12791631                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11669760                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1378                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1928037                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1577938                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       190485                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       789581                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          756719                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          198202                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8617                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18550753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10783307                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1928037                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       954921                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2249165                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         522047                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        521035                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1136948                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       190444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21650507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19401342     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          104100      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          166175      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          224541      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          232282      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          195813      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          109961      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          163122      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1053171      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21650507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081137                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453791                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18361566                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       712528                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2244865                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2661                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        328884                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       316859                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13233135                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        328884                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18412063                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         137025                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       459260                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2197636                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       115636                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13227774                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16412                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        49937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     18454086                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     61534855                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     61534855                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15950138                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2503948                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           345858                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1240380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       669467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7837                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       219269                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13211169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12527505                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1906                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1494118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3595543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21650507                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578624                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266729                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16306194     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2232272     10.31%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1119550      5.17%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       816536      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       647211      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       264454      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       166102      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        86705      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11483      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21650507                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2596     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8075     38.30%     50.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10415     49.39%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10537185     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       187040      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1134580      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       667132      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12527505                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527191                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              21086                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46728509                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14708625                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12337053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12548591                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        25627                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       204281                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10343                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        328884                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         109491                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11843                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13214465                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1240380                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       669467                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10046                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       110120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       218176                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12352903                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1066926                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       174602                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1733995                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1754142                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            667069                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.519843                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12337184                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12337053                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7083028                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19095484                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519176                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370927                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9297887                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11440681                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1773796                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       192665                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21321623                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.536576                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377771                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16588579     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2365964     11.10%     88.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       876091      4.11%     93.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       417230      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       375941      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       202870      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       163285      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        80283      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251380      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21321623                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9297887                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11440681                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1695223                       # Number of memory references committed
system.switch_cpus7.commit.loads              1036099                       # Number of loads committed
system.switch_cpus7.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1649717                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10307912                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       235554                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251380                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34284655                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26757856                       # The number of ROB writes
system.switch_cpus7.timesIdled                 283532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2112233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9297887                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11440681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9297887                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.555714                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.555714                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391280                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391280                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        55589629                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17187237                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12262068                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3158                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170541                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548652                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35633903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439299852                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474933755                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35633903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439299852                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474933755                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35633903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439299852                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474933755                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515878.083154                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522100.444248                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515878.083154                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522100.444248                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515878.083154                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522100.444248                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238919962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1272040865                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238919962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1272040865                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238919962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1272040865                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444057.334050                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450279.952212                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444057.334050                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450279.952212                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444057.334050                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450279.952212                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           850                       # number of replacements
system.l21.tagsinuse                      4095.344647                       # Cycle average of tags in use
system.l21.total_refs                          257614                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           79.571506                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    33.458308                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   400.824314                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3581.490519                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008169                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.097857                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.874387                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3037                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             954                       # number of Writeback hits
system.l21.Writeback_hits::total                  954                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3052                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3052                       # number of overall hits
system.l21.overall_hits::total                   3054                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          812                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  851                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          812                       # number of demand (read+write) misses
system.l21.demand_misses::total                   851                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          812                       # number of overall misses
system.l21.overall_misses::total                  851                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35012365                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    360410700                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      395423065                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35012365                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    360410700                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       395423065                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35012365                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    360410700                       # number of overall miss cycles
system.l21.overall_miss_latency::total      395423065                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3849                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3890                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          954                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              954                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3864                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3905                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3864                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3905                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.210964                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.218766                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.210145                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217926                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.210145                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217926                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 897752.948718                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 443855.541872                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 464656.950646                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 897752.948718                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 443855.541872                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 464656.950646                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 897752.948718                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 443855.541872                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 464656.950646                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 429                       # number of writebacks
system.l21.writebacks::total                      429                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          811                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             850                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          811                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              850                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          811                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             850                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32200951                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    301446711                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    333647662                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32200951                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    301446711                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    333647662                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32200951                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    301446711                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    333647662                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.210704                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.218509                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.209886                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217670                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.209886                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217670                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 825665.410256                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 371697.547472                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 392526.661176                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 825665.410256                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 371697.547472                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 392526.661176                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 825665.410256                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 371697.547472                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 392526.661176                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1563                       # number of replacements
system.l22.tagsinuse                      4095.792619                       # Cycle average of tags in use
system.l22.total_refs                          169285                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5659                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.914296                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           54.301488                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.991841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   804.836125                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3212.663165                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013257                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005857                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.196493                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.784342                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999949                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3544                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3545                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             615                       # number of Writeback hits
system.l22.Writeback_hits::total                  615                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3550                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3551                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3550                       # number of overall hits
system.l22.overall_hits::total                   3551                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1532                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1563                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1532                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1563                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1532                       # number of overall misses
system.l22.overall_misses::total                 1563                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29192688                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    654124948                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      683317636                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29192688                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    654124948                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       683317636                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29192688                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    654124948                       # number of overall miss cycles
system.l22.overall_miss_latency::total      683317636                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           32                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5076                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5108                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          615                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              615                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5082                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5114                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5082                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5114                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301812                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.305991                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301456                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.305632                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301456                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.305632                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 941699.612903                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 426974.509138                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 437183.388356                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 941699.612903                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 426974.509138                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 437183.388356                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 941699.612903                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 426974.509138                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 437183.388356                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 233                       # number of writebacks
system.l22.writebacks::total                      233                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1532                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1563                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1532                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1563                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1532                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1563                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26966888                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    544127348                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    571094236                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26966888                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    544127348                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    571094236                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26966888                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    544127348                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    571094236                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301812                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.305991                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301456                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.305632                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301456                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.305632                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 869899.612903                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 355174.509138                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 365383.388356                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 869899.612903                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 355174.509138                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 365383.388356                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 869899.612903                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 355174.509138                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 365383.388356                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1221                       # number of replacements
system.l23.tagsinuse                      4095.493986                       # Cycle average of tags in use
system.l23.total_refs                          337855                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5317                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.542411                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          168.587429                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.123829                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   600.292008                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3297.490719                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.041159                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007110                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.146556                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.805051                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3817                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3818                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2233                       # number of Writeback hits
system.l23.Writeback_hits::total                 2233                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3832                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3833                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3832                       # number of overall hits
system.l23.overall_hits::total                   3833                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1188                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1221                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1188                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1221                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1188                       # number of overall misses
system.l23.overall_misses::total                 1221                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31113519                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    592678288                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      623791807                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31113519                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    592678288                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       623791807                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31113519                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    592678288                       # number of overall miss cycles
system.l23.overall_miss_latency::total      623791807                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5005                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5039                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2233                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2233                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5020                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5054                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5020                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5054                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.237363                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242310                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.236653                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.241591                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.236653                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.241591                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 942833.909091                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 498887.447811                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 510886.000819                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 942833.909091                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 498887.447811                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 510886.000819                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 942833.909091                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 498887.447811                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 510886.000819                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 779                       # number of writebacks
system.l23.writebacks::total                      779                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1188                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1221                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1188                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1221                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1188                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1221                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28742186                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    507317446                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    536059632                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28742186                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    507317446                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    536059632                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28742186                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    507317446                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    536059632                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.237363                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242310                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.236653                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.241591                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.236653                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.241591                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 870975.333333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 427034.887205                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 439033.277641                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 870975.333333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 427034.887205                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 439033.277641                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 870975.333333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 427034.887205                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 439033.277641                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           678                       # number of replacements
system.l24.tagsinuse                      4095.549595                       # Cycle average of tags in use
system.l24.total_refs                          245925                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4774                       # Sample count of references to valid blocks.
system.l24.avg_refs                         51.513406                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          124.229461                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.890712                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   325.867403                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3611.562019                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008274                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.079557                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.881729                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         2819                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   2821                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l24.Writeback_hits::total                  892                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           12                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         2831                       # number of demand (read+write) hits
system.l24.demand_hits::total                    2833                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         2831                       # number of overall hits
system.l24.overall_hits::total                   2833                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          640                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          640                       # number of demand (read+write) misses
system.l24.demand_misses::total                   678                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          640                       # number of overall misses
system.l24.overall_misses::total                  678                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     55452764                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    290871582                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      346324346                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     55452764                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    290871582                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       346324346                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     55452764                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    290871582                       # number of overall miss cycles
system.l24.overall_miss_latency::total      346324346                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3459                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3499                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           12                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3471                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3511                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3471                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3511                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.185025                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.193770                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.184385                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.193107                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.184385                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.193107                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1459283.263158                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 454486.846875                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 510802.870206                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1459283.263158                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 454486.846875                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 510802.870206                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1459283.263158                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 454486.846875                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 510802.870206                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 402                       # number of writebacks
system.l24.writebacks::total                      402                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          640                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          640                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          640                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     52722985                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    244898052                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    297621037                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     52722985                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    244898052                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    297621037                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     52722985                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    244898052                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    297621037                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.185025                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.193770                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.184385                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.193107                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.184385                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.193107                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1387446.973684                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 382653.206250                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 438969.081121                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1387446.973684                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 382653.206250                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 438969.081121                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1387446.973684                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 382653.206250                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 438969.081121                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2827                       # number of replacements
system.l25.tagsinuse                      4095.922002                       # Cycle average of tags in use
system.l25.total_refs                          316436                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6923                       # Sample count of references to valid blocks.
system.l25.avg_refs                         45.707930                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           11.639098                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.762163                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1357.479056                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2697.041685                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002842                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007266                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.331416                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.658457                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999981                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4486                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4487                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1902                       # number of Writeback hits
system.l25.Writeback_hits::total                 1902                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4492                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4493                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4492                       # number of overall hits
system.l25.overall_hits::total                   4493                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2790                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2827                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2790                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2827                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2790                       # number of overall misses
system.l25.overall_misses::total                 2827                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     47554886                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1421600608                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1469155494                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     47554886                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1421600608                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1469155494                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     47554886                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1421600608                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1469155494                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7276                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7314                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1902                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1902                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7282                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7320                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7282                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7320                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.383452                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.386519                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.383137                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.386202                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.383137                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.386202                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1285267.189189                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509534.268100                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 519687.122037                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1285267.189189                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509534.268100                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 519687.122037                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1285267.189189                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509534.268100                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 519687.122037                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 627                       # number of writebacks
system.l25.writebacks::total                      627                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2790                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2827                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2790                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2827                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2790                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2827                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     44898286                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1221254792                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1266153078                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     44898286                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1221254792                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1266153078                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     44898286                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1221254792                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1266153078                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.383452                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.386519                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.383137                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.386202                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.383137                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.386202                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1213467.189189                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437725.731900                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 447878.697559                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1213467.189189                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437725.731900                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 447878.697559                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1213467.189189                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437725.731900                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 447878.697559                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1564                       # number of replacements
system.l26.tagsinuse                      4095.801659                       # Cycle average of tags in use
system.l26.total_refs                          169277                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5660                       # Sample count of references to valid blocks.
system.l26.avg_refs                         29.907597                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           54.311675                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.651446                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   805.078660                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3211.759878                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013260                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006018                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.196552                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.784121                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3538                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3539                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             613                       # number of Writeback hits
system.l26.Writeback_hits::total                  613                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3544                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3545                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3544                       # number of overall hits
system.l26.overall_hits::total                   3545                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           32                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1532                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1564                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           32                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1532                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1564                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           32                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1532                       # number of overall misses
system.l26.overall_misses::total                 1564                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32375411                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    686382571                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      718757982                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32375411                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    686382571                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       718757982                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32375411                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    686382571                       # number of overall miss cycles
system.l26.overall_miss_latency::total      718757982                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           33                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5070                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5103                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          613                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              613                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           33                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5076                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5109                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           33                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5076                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5109                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.302170                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.306486                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.301812                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.306126                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.301812                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.306126                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1011731.593750                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 448030.398825                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 459563.927110                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1011731.593750                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 448030.398825                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 459563.927110                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1011731.593750                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 448030.398825                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 459563.927110                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 233                       # number of writebacks
system.l26.writebacks::total                      233                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1532                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1564                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1532                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1564                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1532                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1564                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30074615                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    576282482                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    606357097                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30074615                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    576282482                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    606357097                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30074615                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    576282482                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    606357097                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.302170                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.306486                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.301812                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.306126                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.301812                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.306126                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 939831.718750                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 376163.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 387696.353581                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 939831.718750                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 376163.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 387696.353581                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 939831.718750                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 376163.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 387696.353581                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           850                       # number of replacements
system.l27.tagsinuse                      4095.342933                       # Cycle average of tags in use
system.l27.total_refs                          257613                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.085119                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           79.570422                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    34.486294                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   400.768009                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3580.518208                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008420                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.097844                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.874150                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3037                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l27.Writeback_hits::total                  953                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3052                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3052                       # number of overall hits
system.l27.overall_hits::total                   3054                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          811                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  850                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          811                       # number of demand (read+write) misses
system.l27.demand_misses::total                   850                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          811                       # number of overall misses
system.l27.overall_misses::total                  850                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     51068414                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    373253291                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      424321705                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     51068414                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    373253291                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       424321705                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     51068414                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    373253291                       # number of overall miss cycles
system.l27.overall_miss_latency::total      424321705                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3848                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3863                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3863                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.210759                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.218565                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.209940                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.217725                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.209940                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.217725                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1309446.512821                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 460238.336621                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 499202.005882                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1309446.512821                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 460238.336621                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 499202.005882                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1309446.512821                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 460238.336621                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 499202.005882                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 429                       # number of writebacks
system.l27.writebacks::total                      429                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          810                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          810                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          810                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     48267665                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    314649169                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    362916834                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     48267665                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    314649169                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    362916834                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     48267665                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    314649169                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    362916834                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.210499                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.209682                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.209682                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1237632.435897                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 388455.764198                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 427463.879859                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1237632.435897                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 388455.764198                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 427463.879859                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1237632.435897                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 388455.764198                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 427463.879859                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079303                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.797927                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071413                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46494964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46494964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102961                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332235                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846842955                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846842955                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848414619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848414619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848414619                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848414619                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260435.258844                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260435.258844                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260297.020867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260297.020867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260297.020867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260297.020867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768710438                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768710438                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769095038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769095038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769095038                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769095038                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243355.866538                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243355.866538                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243208.006324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243208.006324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243208.006324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243208.006324                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.035587                       # Cycle average of tags in use
system.cpu1.icache.total_refs               971588149                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1882922.769380                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.035587                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056147                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817365                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1137787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1137787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1137787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1137787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1137787                       # number of overall hits
system.cpu1.icache.overall_hits::total        1137787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     41538661                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41538661                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     41538661                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41538661                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     41538661                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41538661                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1137834                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1137834                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1137834                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1137834                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1137834                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1137834                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 883801.297872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 883801.297872                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 883801.297872                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 883801.297872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 883801.297872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 883801.297872                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35493167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35493167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35493167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35493167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35493167                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35493167                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       865687                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       865687                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       865687                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       865687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       865687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       865687                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3863                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148052078                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35943.694586                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.970841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.029159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       780872                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         780872                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       656671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        656671                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1639                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1639                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1579                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1437543                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1437543                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1437543                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1437543                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12236                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12322                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12322                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2241882749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2241882749                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6969666                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6969666                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2248852415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2248852415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2248852415                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2248852415                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       793108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       793108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       656757                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       656757                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1449865                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1449865                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1449865                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1449865                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015428                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008499                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 183220.231203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 183220.231203                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81042.627907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81042.627907                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 182507.094222                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 182507.094222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 182507.094222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 182507.094222                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          954                       # number of writebacks
system.cpu1.dcache.writebacks::total              954                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8387                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8458                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8458                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3849                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3864                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    564965541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    564965541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    565927041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    565927041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    565927041                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    565927041                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004853                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004853                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002665                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002665                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002665                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146782.421668                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146782.421668                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.991752                       # Cycle average of tags in use
system.cpu2.icache.total_refs               888928932                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1590212.758497                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.666239                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.325513                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039529                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843470                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883000                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1113085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1113085                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1113085                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1113085                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1113085                       # number of overall hits
system.cpu2.icache.overall_hits::total        1113085                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     31873232                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     31873232                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     31873232                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     31873232                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     31873232                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     31873232                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1113125                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1113125                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1113125                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1113125                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1113125                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1113125                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 796830.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 796830.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 796830.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 796830.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 796830.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 796830.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29526350                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29526350                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29526350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29526350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29526350                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29526350                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 922698.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 922698.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5082                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               199381719                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5338                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37351.389846                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.299888                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.700112                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.719921                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.280079                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1674171                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1674171                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       295010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        295010                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          692                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1969181                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1969181                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1969181                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1969181                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18030                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18030                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18060                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18060                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18060                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18060                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4335529114                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4335529114                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2461558                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2461558                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4337990672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4337990672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4337990672                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4337990672                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1692201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1692201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       295040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       295040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1987241                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1987241                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1987241                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1987241                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010655                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009088                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009088                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009088                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009088                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 240461.958625                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 240461.958625                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82051.933333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82051.933333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 240198.819048                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 240198.819048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 240198.819048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 240198.819048                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          615                       # number of writebacks
system.cpu2.dcache.writebacks::total              615                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12954                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12954                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12978                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12978                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5076                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5076                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5082                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5082                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    898747213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    898747213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    899131813                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    899131813                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    899131813                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    899131813                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002557                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002557                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177058.158589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 177058.158589                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.089098                       # Cycle average of tags in use
system.cpu3.icache.total_refs               972783107                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1885238.579457                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.089098                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048220                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820656                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1103766                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1103766                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1103766                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1103766                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1103766                       # number of overall hits
system.cpu3.icache.overall_hits::total        1103766                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37942436                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37942436                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37942436                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37942436                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37942436                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37942436                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1103813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1103813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1103813                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1103813                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1103813                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1103813                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 807285.872340                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 807285.872340                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 807285.872340                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 807285.872340                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 807285.872340                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 807285.872340                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31486409                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31486409                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31486409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31486409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31486409                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31486409                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 926070.852941                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 926070.852941                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5020                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153831749                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5276                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29156.889500                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.487140                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.512860                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884715                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115285                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       776876                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         776876                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       655893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        655893                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1577                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1577                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1509                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1509                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1432769                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1432769                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1432769                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1432769                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17314                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17314                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          561                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17875                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17875                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17875                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17875                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3955393767                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3955393767                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    214278616                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    214278616                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4169672383                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4169672383                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4169672383                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4169672383                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       794190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       794190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       656454                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       656454                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1509                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1509                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1450644                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1450644                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1450644                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1450644                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021801                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021801                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000855                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012322                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012322                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012322                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012322                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 228450.604540                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 228450.604540                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 381958.317291                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 381958.317291                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233268.385063                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233268.385063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233268.385063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233268.385063                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1464216                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       244036                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2233                       # number of writebacks
system.cpu3.dcache.writebacks::total             2233                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12309                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12309                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          546                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12855                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12855                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5005                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5005                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5020                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5020                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    853085978                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    853085978                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       970760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       970760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    854056738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    854056738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    854056738                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    854056738                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 170446.748851                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 170446.748851                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64717.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64717.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 170130.824303                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 170130.824303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 170130.824303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 170130.824303                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               490.802274                       # Cycle average of tags in use
system.cpu4.icache.total_refs               974733776                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1969159.143434                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.802274                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.057375                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.786542                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1150215                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1150215                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1150215                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1150215                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1150215                       # number of overall hits
system.cpu4.icache.overall_hits::total        1150215                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77774385                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77774385                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77774385                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77774385                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77774385                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77774385                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1150269                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1150269                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1150269                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1150269                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1150269                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1150269                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1440266.388889                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1440266.388889                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1440266.388889                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1440266.388889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1440266.388889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1440266.388889                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     55901557                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     55901557                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     55901557                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     55901557                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     55901557                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     55901557                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1397538.925000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1397538.925000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3471                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               144341066                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3727                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38728.485645                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.615013                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.384987                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.857871                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.142129                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       915057                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         915057                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       678648                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        678648                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1717                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1650                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1593705                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1593705                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1593705                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1593705                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         8963                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         8963                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           48                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9011                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9011                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9011                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9011                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1249544634                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1249544634                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3881836                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3881836                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1253426470                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1253426470                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1253426470                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1253426470                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       924020                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       924020                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       678696                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       678696                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1602716                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1602716                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1602716                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1602716                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009700                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009700                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000071                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005622                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005622                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005622                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005622                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 139411.428540                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 139411.428540                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80871.583333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80871.583333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 139099.597159                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 139099.597159                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 139099.597159                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 139099.597159                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu4.dcache.writebacks::total              892                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5504                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5540                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5540                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3459                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3459                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3471                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3471                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3471                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3471                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    479907687                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    479907687                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       816752                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       816752                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    480724439                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    480724439                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    480724439                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    480724439                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002166                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002166                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 138741.742411                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 138741.742411                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68062.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68062.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 138497.389513                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 138497.389513                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 138497.389513                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 138497.389513                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               572.649435                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001080271                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1723029.726334                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.773536                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.875899                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050919                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.866788                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.917707                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1072381                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1072381                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1072381                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1072381                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1072381                       # number of overall hits
system.cpu5.icache.overall_hits::total        1072381                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     61961377                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     61961377                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     61961377                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     61961377                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     61961377                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     61961377                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1072436                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1072436                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1072436                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1072436                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1072436                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1072436                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000051                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000051                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1126570.490909                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1126570.490909                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1126570.490909                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1126570.490909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1126570.490909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1126570.490909                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     47943828                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     47943828                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     47943828                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     47943828                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     47943828                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     47943828                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1261679.684211                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1261679.684211                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1261679.684211                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7282                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               393104925                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7538                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52149.764526                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   110.807851                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   145.192149                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.432843                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.567157                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2800725                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2800725                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1533474                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1533474                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          752                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          748                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4334199                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4334199                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4334199                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4334199                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        26299                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        26299                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           18                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        26317                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         26317                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        26317                       # number of overall misses
system.cpu5.dcache.overall_misses::total        26317                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6747472346                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6747472346                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1419502                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1419502                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6748891848                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6748891848                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6748891848                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6748891848                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2827024                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2827024                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1533492                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1533492                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4360516                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4360516                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4360516                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4360516                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009303                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006035                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006035                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006035                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006035                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 256567.639302                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 256567.639302                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 78861.222222                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 78861.222222                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 256446.093704                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 256446.093704                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 256446.093704                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 256446.093704                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1902                       # number of writebacks
system.cpu5.dcache.writebacks::total             1902                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19023                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19023                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19035                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19035                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19035                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19035                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7276                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7276                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7282                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7282                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7282                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7282                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1751285565                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1751285565                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       400795                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       400795                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1751686360                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1751686360                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1751686360                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1751686360                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001670                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001670                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001670                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001670                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 240693.453134                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 240693.453134                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66799.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66799.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 240550.173029                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 240550.173029                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 240550.173029                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 240550.173029                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               550.977829                       # Cycle average of tags in use
system.cpu6.icache.total_refs               888925729                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1587367.373214                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.325238                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.652591                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.040585                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842392                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.882977                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1109882                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1109882                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1109882                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1109882                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1109882                       # number of overall hits
system.cpu6.icache.overall_hits::total        1109882                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     40034903                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     40034903                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     40034903                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     40034903                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     40034903                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     40034903                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1109924                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1109924                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1109924                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1109924                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1109924                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1109924                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 953211.976190                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 953211.976190                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 953211.976190                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 953211.976190                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 953211.976190                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 953211.976190                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32711063                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32711063                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32711063                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32711063                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32711063                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32711063                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 991244.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 991244.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 991244.333333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 991244.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 991244.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 991244.333333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5076                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               199377380                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5332                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              37392.606902                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   184.270473                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    71.729527                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.719807                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.280193                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1671037                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1671037                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       293810                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        293810                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          694                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          689                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          689                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1964847                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1964847                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1964847                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1964847                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17992                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17992                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18022                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18022                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18022                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18022                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4531060103                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4531060103                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2563426                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2563426                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4533623529                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4533623529                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4533623529                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4533623529                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1689029                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1689029                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       293840                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       293840                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          689                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          689                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1982869                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1982869                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1982869                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1982869                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010652                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010652                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009089                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009089                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009089                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009089                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251837.489051                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251837.489051                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85447.533333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85447.533333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251560.510987                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251560.510987                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251560.510987                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251560.510987                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          613                       # number of writebacks
system.cpu6.dcache.writebacks::total              613                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12922                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12922                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12946                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12946                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12946                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12946                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5070                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5070                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5076                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5076                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5076                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5076                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    930859905                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    930859905                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    931244505                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    931244505                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    931244505                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    931244505                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003002                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003002                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002560                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002560                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 183601.559172                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 183601.559172                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 183460.304374                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 183460.304374                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 183460.304374                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 183460.304374                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.266493                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971587258                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1882921.042636                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.266493                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058119                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.819337                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1136896                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1136896                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1136896                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1136896                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1136896                       # number of overall hits
system.cpu7.icache.overall_hits::total        1136896                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     56370436                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     56370436                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     56370436                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     56370436                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     56370436                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     56370436                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1136947                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1136947                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1136947                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1136947                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1136947                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1136947                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1105302.666667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1105302.666667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1105302.666667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1105302.666667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1105302.666667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1105302.666667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     51546882                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     51546882                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     51546882                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     51546882                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     51546882                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     51546882                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1257241.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1257241.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1257241.024390                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1257241.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1257241.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1257241.024390                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3863                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148050781                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35943.379704                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.938901                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.061099                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.870855                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.129145                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       780204                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         780204                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       656004                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        656004                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1677                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1579                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1436208                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1436208                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1436208                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1436208                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12170                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12170                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12256                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12256                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12256                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12256                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2275609280                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2275609280                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6899301                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6899301                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2282508581                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2282508581                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2282508581                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2282508581                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       792374                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       792374                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       656090                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       656090                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1448464                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1448464                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1448464                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1448464                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015359                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015359                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 186985.150370                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 186985.150370                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80224.430233                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80224.430233                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 186236.013463                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 186236.013463                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 186236.013463                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 186236.013463                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu7.dcache.writebacks::total              953                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8322                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8322                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8393                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8393                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8393                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8393                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3848                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3848                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3863                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3863                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    577756409                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    577756409                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    578717909                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    578717909                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    578717909                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    578717909                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 150144.596933                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 150144.596933                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 149810.486410                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 149810.486410                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 149810.486410                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 149810.486410                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
