<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libboard/resources_e70/system_same70.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_cf24f84a14841ee0ab065672b716483d.html">libboard</a>      </li>
      <li><a class="el" href="dir_c4eeb93fb8e2b62db389edc36d013c13.html">resources_e70</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>system_same70.c</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;same70.h&quot;</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="comment">/* @cond 0 */</span><span class="comment"></span>
<a name="l00033"></a>00033 <span class="comment">/**INDENT-OFF**/</span>
<a name="l00034"></a>00034 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00036"></a>00036 <span class="preprocessor">#endif</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="comment">/**INDENT-ON**/</span>
<a name="l00038"></a>00038     <span class="comment">/* @endcond */</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040     <span class="comment">/* %ATMEL_SYSTEM% */</span>
<a name="l00041"></a>00041     <span class="comment">/* Clock Settings (600MHz PLL VDDIO 3.3V and VDDCORE 1.2V) */</span>
<a name="l00042"></a>00042     <span class="comment">/* Clock Settings (300MHz HCLK, 150MHz MCK)=&gt; PRESC = 2, MDIV = 2 */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define SYS_BOARD_OSCOUNT   (CKGR_MOR_MOSCXTST(0x8U))</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#ifdef MCK_123MHZ</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>    <span class="comment">/* For example usb_video, PLLA/HCLK/MCK clock is set to 492/246/123MHz to achieve</span>
<a name="l00046"></a>00046 <span class="comment">       the maximum performance, for other examples the clock is set to 300/300/150MHz */</span>
<a name="l00047"></a>00047 <span class="preprocessor">    #define SYS_BOARD_PLLAR     (CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0x28U) | \</span>
<a name="l00048"></a>00048 <span class="preprocessor">                                 CKGR_PLLAR_PLLACOUNT(0x3fU) | CKGR_PLLAR_DIVA(0x1U))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#define SYS_BOARD_MCKR_MDIV (PMC_MCKR_MDIV_PCK_DIV2)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">    #define SYS_BOARD_MCKR      (PMC_MCKR_PRES_CLK_2 | PMC_MCKR_CSS_PLLA_CLK \</span>
<a name="l00052"></a>00052 <span class="preprocessor">                                 | SYS_BOARD_MCKR_MDIV)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">    #define SYS_BOARD_PLLAR     (CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0x18U) | \</span>
<a name="l00055"></a>00055 <span class="preprocessor">                                 CKGR_PLLAR_PLLACOUNT(0x3fU) | CKGR_PLLAR_DIVA(0x1U))</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#define SYS_BOARD_MCKR_MDIV (PMC_MCKR_MDIV_PCK_DIV2)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">    #define SYS_BOARD_MCKR      (PMC_MCKR_PRES_CLK_1 | PMC_MCKR_CSS_PLLA_CLK \</span>
<a name="l00059"></a>00059 <span class="preprocessor">                                 | SYS_BOARD_MCKR_MDIV)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062     uint32_t SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
<a name="l00063"></a>00063 <span class="preprocessor">#define USBCLK_DIV          10</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00065"></a>00065 <span class="comment">    /**</span>
<a name="l00066"></a>00066 <span class="comment">     * \brief Setup the microcontroller system.</span>
<a name="l00067"></a>00067 <span class="comment">     * Initialize the System and update the SystemFrequency variable.</span>
<a name="l00068"></a>00068 <span class="comment">     */</span>
<a name="l00069"></a>00069     <span class="keywordtype">void</span> SystemInit(<span class="keywordtype">void</span>)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     uint32_t read_MOR;
<a name="l00072"></a>00072     <span class="comment">/* Set FWS according to SYS_BOARD_MCKR configuration */</span>
<a name="l00073"></a>00073     <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(5);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <span class="comment">/* Before switching MAIN OSC on external crystal : enable it and don&#39;t</span>
<a name="l00076"></a>00076 <span class="comment">     * disable at the same time RC OSC in case of if MAIN OSC is still using RC</span>
<a name="l00077"></a>00077 <span class="comment">     * OSC</span>
<a name="l00078"></a>00078 <span class="comment">     */</span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080     read_MOR = <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR;
<a name="l00081"></a>00081     <span class="comment">/* enable external crystal - enable RC OSC */</span>
<a name="l00082"></a>00082     read_MOR |= (<a class="code" href="group___s_a_m_e70___p_m_c.html#ga3fcb32d94597c9f2af833c20fe64833d" title="(CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0...">CKGR_MOR_KEY_PASSWD</a> | CKGR_MOR_XT32KFME);
<a name="l00083"></a>00083     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR = read_MOR;
<a name="l00084"></a>00084 
<a name="l00085"></a>00085     <span class="comment">/* Initialize main oscillator */</span>
<a name="l00086"></a>00086     <span class="keywordflow">if</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035" title="(CKGR_MOR) Main Clock Oscillator Selection">CKGR_MOR_MOSCSEL</a>)) {
<a name="l00087"></a>00087         <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR = <a class="code" href="group___s_a_m_e70___p_m_c.html#ga3fcb32d94597c9f2af833c20fe64833d" title="(CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0...">CKGR_MOR_KEY_PASSWD</a> | SYS_BOARD_OSCOUNT | <a class="code" href="group___s_a_m_e70___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c" title="(CKGR_MOR) 4/8/12 MHz On-Chip RC Oscillator Enable">CKGR_MOR_MOSCRCEN</a> |
<a name="l00088"></a>00088                         CKGR_MOR_MOSCXTEN;
<a name="l00089"></a>00089 
<a name="l00090"></a>00090         <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#ga8fc9ea4663e676dba2f1ce4025589743" title="(PMC_SR) 3 to 20 MHz Crystal Oscillator Status">PMC_SR_MOSCXTS</a>)) {
<a name="l00091"></a>00091         }
<a name="l00092"></a>00092     }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     <span class="comment">/* Switch to 3-20MHz Xtal oscillator */</span>
<a name="l00095"></a>00095     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR = <a class="code" href="group___s_a_m_e70___p_m_c.html#ga3fcb32d94597c9f2af833c20fe64833d" title="(CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0...">CKGR_MOR_KEY_PASSWD</a> | SYS_BOARD_OSCOUNT | <a class="code" href="group___s_a_m_e70___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c" title="(CKGR_MOR) 4/8/12 MHz On-Chip RC Oscillator Enable">CKGR_MOR_MOSCRCEN</a> |
<a name="l00096"></a>00096                     <a class="code" href="group___s_a_m_e70___p_m_c.html#gab26d4c9e71b22e36955d8cf672d2b5ce" title="(CKGR_MOR) 3 to 20 MHz Crystal Oscillator Enable">CKGR_MOR_MOSCXTEN</a> | CKGR_MOR_MOSCSEL;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gac975de9eb7b93e8ad0b11e7cd6241c4e" title="(PMC_SR) Main Clock Source Oscillator Selection Status">PMC_SR_MOSCSELS</a>)) {
<a name="l00099"></a>00099     }
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR = (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR &amp; ~(uint32_t)<a class="code" href="group___s_a_m_e70___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c" title="(PMC_MCKR) Master Clock Source Selection">PMC_MCKR_CSS_Msk</a>) |
<a name="l00102"></a>00102                     PMC_MCKR_CSS_MAIN_CLK;
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gae742c07d37e3011571a705ca768a5fee" title="(PMC_SR) Master Clock Status">PMC_SR_MCKRDY</a>)) {
<a name="l00105"></a>00105     }
<a name="l00106"></a>00106 
<a name="l00107"></a>00107     <span class="comment">/* Initialize PLLA */</span>
<a name="l00108"></a>00108     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_PLLAR = SYS_BOARD_PLLAR;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#ga67cebbfa3dfaf290083553d717b48101" title="(PMC_SR) PLLA Lock Status">PMC_SR_LOCKA</a>)) {
<a name="l00111"></a>00111     }
<a name="l00112"></a>00112 
<a name="l00113"></a>00113     <span class="comment">/* Switch to main clock: DO NOT modify MDIV and CSS feild at the same access */</span>
<a name="l00114"></a>00114     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR = (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR &amp; ~(uint32_t)<a class="code" href="group___s_a_m_e70___p_m_c.html#ga26ddee9ede0a35704832ea79e0390de8" title="(PMC_MCKR) Master Clock Division">PMC_MCKR_MDIV_Msk</a>) |
<a name="l00115"></a>00115                     SYS_BOARD_MCKR_MDIV;
<a name="l00116"></a>00116     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR = (SYS_BOARD_MCKR &amp; ~PMC_MCKR_CSS_Msk) | <a class="code" href="group___s_a_m_e70___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067" title="(PMC_MCKR) Main Clock is selected">PMC_MCKR_CSS_MAIN_CLK</a>;
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gae742c07d37e3011571a705ca768a5fee" title="(PMC_SR) Master Clock Status">PMC_SR_MCKRDY</a>)) {
<a name="l00119"></a>00119     }
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/* Switch to PLLA */</span>
<a name="l00122"></a>00122     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR = SYS_BOARD_MCKR;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gae742c07d37e3011571a705ca768a5fee" title="(PMC_SR) Master Clock Status">PMC_SR_MCKRDY</a>)) {
<a name="l00125"></a>00125     }
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     SystemCoreClock = CHIP_FREQ_CPU_MAX;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="keywordtype">void</span> SystemCoreClockUpdate(<span class="keywordtype">void</span>)
<a name="l00131"></a>00131 {
<a name="l00132"></a>00132     <span class="comment">/* Determine clock frequency according to clock register values */</span>
<a name="l00133"></a>00133     <span class="keywordflow">switch</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR &amp; (uint32_t) <a class="code" href="group___s_a_m_e70___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c" title="(PMC_MCKR) Master Clock Source Selection">PMC_MCKR_CSS_Msk</a>) {
<a name="l00134"></a>00134     <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#gac30f30d82aa0a8e6ffd94e278d561b84" title="(PMC_MCKR) Slow Clock is selected">PMC_MCKR_CSS_SLOW_CLK</a>: <span class="comment">/* Slow clock */</span>
<a name="l00135"></a>00135         <span class="keywordflow">if</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga7318f2eec4a4b784dc63e9364887faa1" title="(SUPC ) Base Address">SUPC</a>-&gt;SUPC_SR &amp; <a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga72e8a47e09f0269f14872a4844fe1447" title="(SUPC_SR) 32-kHz Oscillator Selection Status">SUPC_SR_OSCSEL</a>)
<a name="l00136"></a>00136             SystemCoreClock = CHIP_FREQ_XTAL_32K;
<a name="l00137"></a>00137         <span class="keywordflow">else</span>
<a name="l00138"></a>00138             SystemCoreClock = CHIP_FREQ_SLCK_RC;
<a name="l00139"></a>00139 
<a name="l00140"></a>00140         <span class="keywordflow">break</span>;
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067" title="(PMC_MCKR) Main Clock is selected">PMC_MCKR_CSS_MAIN_CLK</a>: <span class="comment">/* Main clock */</span>
<a name="l00143"></a>00143         <span class="keywordflow">if</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035" title="(CKGR_MOR) Main Clock Oscillator Selection">CKGR_MOR_MOSCSEL</a>)
<a name="l00144"></a>00144             SystemCoreClock = CHIP_FREQ_XTAL_12M;
<a name="l00145"></a>00145         <span class="keywordflow">else</span> {
<a name="l00146"></a>00146             SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
<a name="l00147"></a>00147 
<a name="l00148"></a>00148             <span class="keywordflow">switch</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#ga47c8566caa7fc1d692a8000a5e4c08ad" title="(CKGR_MOR) 4/8/12 MHz RC Oscillator Frequency Selection">CKGR_MOR_MOSCRCF_Msk</a>) {
<a name="l00149"></a>00149             <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#ga537fab2d22074bcb009fcf2201aa6ab1" title="(CKGR_MOR) The RC oscillator frequency is at 4 MHz (default)">CKGR_MOR_MOSCRCF_4_MHz</a>:
<a name="l00150"></a>00150                 <span class="keywordflow">break</span>;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152             <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#ga1f689250243e92d6e635f265e6ff1951" title="(CKGR_MOR) The RC oscillator frequency is at 8 MHz">CKGR_MOR_MOSCRCF_8_MHz</a>:
<a name="l00153"></a>00153                 SystemCoreClock *= 2U;
<a name="l00154"></a>00154                 <span class="keywordflow">break</span>;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156             <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#gaaeb3752f6e7cfeb60df9fd3821614451" title="(CKGR_MOR) The RC oscillator frequency is at 12 MHz">CKGR_MOR_MOSCRCF_12_MHz</a>:
<a name="l00157"></a>00157                 SystemCoreClock *= 3U;
<a name="l00158"></a>00158                 <span class="keywordflow">break</span>;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160             <span class="keywordflow">default</span>:
<a name="l00161"></a>00161                 <span class="keywordflow">break</span>;
<a name="l00162"></a>00162             }
<a name="l00163"></a>00163         }
<a name="l00164"></a>00164 
<a name="l00165"></a>00165         <span class="keywordflow">break</span>;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167     <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f" title="(PMC_MCKR) PLLA Clock is selected">PMC_MCKR_CSS_PLLA_CLK</a>: <span class="comment">/* PLLA clock */</span>
<a name="l00168"></a>00168         <span class="keywordflow">if</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035" title="(CKGR_MOR) Main Clock Oscillator Selection">CKGR_MOR_MOSCSEL</a>)
<a name="l00169"></a>00169             SystemCoreClock = CHIP_FREQ_XTAL_12M;
<a name="l00170"></a>00170         <span class="keywordflow">else</span> {
<a name="l00171"></a>00171             SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173             <span class="keywordflow">switch</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_MOR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#ga47c8566caa7fc1d692a8000a5e4c08ad" title="(CKGR_MOR) 4/8/12 MHz RC Oscillator Frequency Selection">CKGR_MOR_MOSCRCF_Msk</a>) {
<a name="l00174"></a>00174             <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#ga537fab2d22074bcb009fcf2201aa6ab1" title="(CKGR_MOR) The RC oscillator frequency is at 4 MHz (default)">CKGR_MOR_MOSCRCF_4_MHz</a>:
<a name="l00175"></a>00175                 <span class="keywordflow">break</span>;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177             <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#ga1f689250243e92d6e635f265e6ff1951" title="(CKGR_MOR) The RC oscillator frequency is at 8 MHz">CKGR_MOR_MOSCRCF_8_MHz</a>:
<a name="l00178"></a>00178                 SystemCoreClock *= 2U;
<a name="l00179"></a>00179                 <span class="keywordflow">break</span>;
<a name="l00180"></a>00180 
<a name="l00181"></a>00181             <span class="keywordflow">case</span> <a class="code" href="group___s_a_m_e70___p_m_c.html#gaaeb3752f6e7cfeb60df9fd3821614451" title="(CKGR_MOR) The RC oscillator frequency is at 12 MHz">CKGR_MOR_MOSCRCF_12_MHz</a>:
<a name="l00182"></a>00182                 SystemCoreClock *= 3U;
<a name="l00183"></a>00183                 <span class="keywordflow">break</span>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185             <span class="keywordflow">default</span>:
<a name="l00186"></a>00186                 <span class="keywordflow">break</span>;
<a name="l00187"></a>00187             }
<a name="l00188"></a>00188         }
<a name="l00189"></a>00189 
<a name="l00190"></a>00190         <span class="keywordflow">if</span> ((uint32_t) (<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR &amp; (uint32_t) PMC_MCKR_CSS_Msk) ==
<a name="l00191"></a>00191              <a class="code" href="group___s_a_m_e70___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f" title="(PMC_MCKR) PLLA Clock is selected">PMC_MCKR_CSS_PLLA_CLK</a>) {
<a name="l00192"></a>00192             SystemCoreClock *= ((((<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_PLLAR) &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gac720bcb52bfadc5d76f43d76acce85c7" title="(CKGR_PLLAR) PLLA Multiplier">CKGR_PLLAR_MULA_Msk</a>) &gt;&gt;
<a name="l00193"></a>00193                                  CKGR_PLLAR_MULA_Pos) + 1U);
<a name="l00194"></a>00194             SystemCoreClock /= ((((<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_PLLAR) &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gab28dc8be7b52a0a8eb5031a21f1991d0" title="(CKGR_PLLAR) PLLA Front End Divider">CKGR_PLLAR_DIVA_Msk</a>) &gt;&gt;
<a name="l00195"></a>00195                                  CKGR_PLLAR_DIVA_Pos));
<a name="l00196"></a>00196         }
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <span class="keywordflow">break</span>;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200     <span class="keywordflow">default</span>:
<a name="l00201"></a>00201         <span class="keywordflow">break</span>;
<a name="l00202"></a>00202     }
<a name="l00203"></a>00203 
<a name="l00204"></a>00204     <span class="keywordflow">if</span> ((<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gadc14167dbb6ea635a41df3b41c8b9e84" title="(PMC_MCKR) Processor Clock Prescaler">PMC_MCKR_PRES_Msk</a>) == PMC_MCKR_PRES_CLK_3)
<a name="l00205"></a>00205         SystemCoreClock /= 3U;
<a name="l00206"></a>00206     <span class="keywordflow">else</span>
<a name="l00207"></a>00207         SystemCoreClock &gt;&gt;= ((<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_MCKR &amp; PMC_MCKR_PRES_Msk) &gt;&gt; PMC_MCKR_PRES_Pos);
<a name="l00208"></a>00208 }<span class="comment"></span>
<a name="l00209"></a>00209 <span class="comment">/**</span>
<a name="l00210"></a>00210 <span class="comment"> * Initialize flash.</span>
<a name="l00211"></a>00211 <span class="comment"> */</span>
<a name="l00212"></a>00212 <span class="keywordtype">void</span> system_init_flash(uint32_t ul_clk)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="comment">/* Set FWS for embedded Flash access according to operating frequency */</span>
<a name="l00215"></a>00215     <span class="keywordflow">if</span> (ul_clk &lt; <a class="code" href="group___s_a_m_e70_j19__definitions.html#ga94ddf468bca8bc9e67c826f33423c620" title="Maximum operating frequency when FWS is 0.">CHIP_FREQ_FWS_0</a>)
<a name="l00216"></a>00216         <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(0) | EEFC_FMR_CLOE;
<a name="l00217"></a>00217     <span class="keywordflow">else</span> {
<a name="l00218"></a>00218         <span class="keywordflow">if</span> (ul_clk &lt; <a class="code" href="group___s_a_m_e70_j19__definitions.html#gac722a9c637c30b3275ae098e30a031d0" title="Maximum operating frequency when FWS is 1.">CHIP_FREQ_FWS_1</a>)
<a name="l00219"></a>00219             <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(1) | EEFC_FMR_CLOE;
<a name="l00220"></a>00220         <span class="keywordflow">else</span> {
<a name="l00221"></a>00221             <span class="keywordflow">if</span> (ul_clk &lt; <a class="code" href="group___s_a_m_e70_j19__definitions.html#gaebc6aea85c4eb9226373a3793ef22d3d" title="Maximum operating frequency when FWS is 2.">CHIP_FREQ_FWS_2</a>)
<a name="l00222"></a>00222                 <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(2) | EEFC_FMR_CLOE;
<a name="l00223"></a>00223             <span class="keywordflow">else</span> {
<a name="l00224"></a>00224                 <span class="keywordflow">if</span> (ul_clk &lt; <a class="code" href="group___s_a_m_e70_j19__definitions.html#gae97a46f0a1b7942a74ebb5fefcbcc61d" title="Maximum operating frequency when FWS is 3.">CHIP_FREQ_FWS_3</a>)
<a name="l00225"></a>00225                     <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(3) | EEFC_FMR_CLOE;
<a name="l00226"></a>00226                 <span class="keywordflow">else</span> {
<a name="l00227"></a>00227                     <span class="keywordflow">if</span> (ul_clk &lt; <a class="code" href="group___s_a_m_e70_j19__definitions.html#ga09456be0d374dbb940d5046c6892fa1b" title="Maximum operating frequency when FWS is 4.">CHIP_FREQ_FWS_4</a>)
<a name="l00228"></a>00228                         <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(4) | EEFC_FMR_CLOE;
<a name="l00229"></a>00229                     <span class="keywordflow">else</span>
<a name="l00230"></a>00230                         <a class="code" href="group___s_a_m_e70_j19__base.html#gaeec4966f059f5b363188e2629ce94ac2" title="(EFC ) Base Address">EFC</a>-&gt;EEFC_FMR = EEFC_FMR_FWS(5) | EEFC_FMR_CLOE;
<a name="l00231"></a>00231                 }
<a name="l00232"></a>00232             }
<a name="l00233"></a>00233         }
<a name="l00234"></a>00234     }
<a name="l00235"></a>00235 }
<a name="l00236"></a>00236 <span class="comment"></span>
<a name="l00237"></a>00237 <span class="comment">/**</span>
<a name="l00238"></a>00238 <span class="comment"> * \brief Enable  USB clock.</span>
<a name="l00239"></a>00239 <span class="comment"> *</span>
<a name="l00240"></a>00240 <span class="comment"> * \param pll_id Source of the USB clock.</span>
<a name="l00241"></a>00241 <span class="comment"> * \param div Actual clock divisor. Must be superior to 0.</span>
<a name="l00242"></a>00242 <span class="comment"> */</span>
<a name="l00243"></a>00243 <span class="keywordtype">void</span> sysclk_enable_usb(<span class="keywordtype">void</span>)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="comment">/* Disable FS USB clock*/</span>
<a name="l00246"></a>00246     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SCDR = PMC_SCDR_USBCLK;
<a name="l00247"></a>00247 
<a name="l00248"></a>00248     <span class="comment">/* Enable PLL 480 MHz */</span>
<a name="l00249"></a>00249     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_UCKR = <a class="code" href="group___s_a_m_e70___p_m_c.html#gac7013a00c3320706c12c78df0f4ff60b" title="(CKGR_UCKR) UTMI PLL Enable">CKGR_UCKR_UPLLEN</a> | CKGR_UCKR_UPLLCOUNT(0xF);
<a name="l00250"></a>00250 
<a name="l00251"></a>00251     <span class="comment">/* Wait that PLL is considered locked by the PMC */</span>
<a name="l00252"></a>00252     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gad6d4d9511d87b4e9375d3773c2bf6715" title="(PMC_SR) UTMI PLL Lock Status">PMC_SR_LOCKU</a>));
<a name="l00253"></a>00253 
<a name="l00254"></a>00254     <span class="comment">/* USB clock register: USB Clock Input is UTMI PLL */</span>
<a name="l00255"></a>00255     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_USB = (<a class="code" href="group___s_a_m_e70___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba" title="(PMC_USB) USB Input Clock Selection">PMC_USB_USBS</a> | PMC_USB_USBDIV(USBCLK_DIV - 1));
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SCER = PMC_SCER_USBCLK;
<a name="l00258"></a>00258 }
<a name="l00259"></a>00259 
<a name="l00260"></a>00260 <span class="comment"></span>
<a name="l00261"></a>00261 <span class="comment">/**</span>
<a name="l00262"></a>00262 <span class="comment"> * \brief Disables USB clock.</span>
<a name="l00263"></a>00263 <span class="comment"> *</span>
<a name="l00264"></a>00264 <span class="comment"> *</span>
<a name="l00265"></a>00265 <span class="comment"> * \param pll_id Source of the USB clock.</span>
<a name="l00266"></a>00266 <span class="comment"> * \param div Actual clock divisor. Must be superior to 0.</span>
<a name="l00267"></a>00267 <span class="comment"> */</span>
<a name="l00268"></a>00268 <span class="keywordtype">void</span> sysclk_disable_usb(<span class="keywordtype">void</span>)
<a name="l00269"></a>00269 {
<a name="l00270"></a>00270     <span class="comment">/* Disable FS USB clock*/</span>
<a name="l00271"></a>00271     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SCDR = PMC_SCDR_USBCLK;
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     <span class="comment">/* Enable PLL 480 MHz */</span>
<a name="l00274"></a>00274     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;CKGR_UCKR = <a class="code" href="group___s_a_m_e70___p_m_c.html#gac7013a00c3320706c12c78df0f4ff60b" title="(CKGR_UCKR) UTMI PLL Enable">CKGR_UCKR_UPLLEN</a> | CKGR_UCKR_UPLLCOUNT(0xF);
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     <span class="comment">/* Wait that PLL is considered locked by the PMC */</span>
<a name="l00277"></a>00277     <span class="keywordflow">while</span> (!(<a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SR &amp; <a class="code" href="group___s_a_m_e70___p_m_c.html#gad6d4d9511d87b4e9375d3773c2bf6715" title="(PMC_SR) UTMI PLL Lock Status">PMC_SR_LOCKU</a>));
<a name="l00278"></a>00278 
<a name="l00279"></a>00279     <span class="comment">/* USB clock register: USB Clock Input is UTMI PLL */</span>
<a name="l00280"></a>00280     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_USB = (<a class="code" href="group___s_a_m_e70___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba" title="(PMC_USB) USB Input Clock Selection">PMC_USB_USBS</a> | PMC_USB_USBDIV(USBCLK_DIV - 1));
<a name="l00281"></a>00281 }
<a name="l00282"></a>00282 
<a name="l00283"></a>00283 <span class="comment">/* @cond 0 */</span><span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">/**INDENT-OFF**/</span>
<a name="l00285"></a>00285 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>}
<a name="l00287"></a>00287 <span class="preprocessor">#endif</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="comment">/**INDENT-ON**/</span>
<a name="l00289"></a>00289 <span class="comment">/* @endcond */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
