// Seed: 1794002744
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wand id_2
);
  assign id_0 = id_2;
  id_4(
      id_1 !== -1
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6
);
  module_0(
      id_3, id_5, id_5
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = 1'b0;
  id_3(
      .id_0(id_1)
  );
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2[1'b0];
  module_2(
      id_3
  );
endmodule
