
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359973000                       # Number of ticks simulated
final_tick                               2267536362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              300341766                       # Simulator instruction rate (inst/s)
host_op_rate                                300330022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              580698290                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813056                       # Number of bytes of host memory used
host_seconds                                     0.62                       # Real time elapsed on the host
sim_insts                                   186166702                       # Number of instructions simulated
sim_ops                                     186166702                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343314637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584221594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97607321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    228817161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301000353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649901520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205040378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343314637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97607321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301000353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        741922311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590874871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590874871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590874871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343314637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584221594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97607321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    228817161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301000353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649901520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4795915249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855885                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280774                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575111                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852111                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428161                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853404                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574757                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.533137                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.958734                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574403                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454998                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456119                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362812000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362976500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.731685                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.157637                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574049                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881167                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882288                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141357000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154515500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         63016500     75.82%     75.82% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.18%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4894                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.734963                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67538                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4894                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.800163                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.059749                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.675214                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046992                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864600                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911592                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131566                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131566                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31335                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31335                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25792                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25792                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57127                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57127                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57127                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57127                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2858                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2858                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4984                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4984                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4984                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4984                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34193                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34193                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27918                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27918                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62111                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62111                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62111                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62111                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076152                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076152                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080243                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080243                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080243                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080243                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2982                       # number of writebacks
system.cpu04.dcache.writebacks::total            2982                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270153                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.673085                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.404723                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.594650                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051572                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948427                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344122                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344122                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168398                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168398                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168398                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168398                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168398                       # number of overall hits
system.cpu04.icache.overall_hits::total        168398                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170840                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170840                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170840                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170840                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170840                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170840                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014294                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014294                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014294                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014294                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014294                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014294                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356072000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363127000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920419500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.448156                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    65.018364                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.429792                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126989                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702011                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829000                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          815                       # number of writebacks
system.cpu05.dcache.writebacks::total             815                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.209861                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.790139                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383222                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616778                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558770000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568546000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708200000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12293                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.811533                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155493                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12293                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.648906                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.618561                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.192972                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210193                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621471                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831663                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357105                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357105                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77163                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77163                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157237                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157237                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157237                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157237                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5613                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5613                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12471                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8100                       # number of writebacks
system.cpu06.dcache.writebacks::total            8100                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875839                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.400813                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.475026                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403127                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596631                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189718                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.045049                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144669                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685635                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687871                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.460523                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.316122                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144401                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707649                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709884                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267501                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123454                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144047                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791257                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793491                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092268                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948575                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143693                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777524                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855450                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143339                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855674                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142984                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855898                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142630                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856121                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142276                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362821000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131929                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707346                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.424583                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892007                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006689                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18760                       # number of replacements
system.l2.tags.tagsinuse                  4008.874124                       # Cycle average of tags in use
system.l2.tags.total_refs                       21449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1729.020618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.319024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.887119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.564641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.611515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.571059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   402.933490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   330.743991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   132.809948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   146.451620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   438.947292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.898017                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.422124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.186010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420899                       # Number of tag accesses
system.l2.tags.data_accesses                   420899                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11900                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   795                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4009                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4174                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1257                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2939                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8978                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          511                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1257                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          734                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          771                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2764                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2939                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8978                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8361                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4173                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5498                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1931                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3286                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1693                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18032                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1931                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3286                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          549                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1287                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1693                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9285                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18032                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4543                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12224                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27010                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4543                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12224                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27010                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913172                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.379852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510022                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.603296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.515214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.566162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568445                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.723311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.625364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.379852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667605                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.723311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.625364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.379852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667605                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8948                       # number of writebacks
system.l2.writebacks::total                      8948                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9671                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8948                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7063                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              139                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8596                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34549                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534660776                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532336588.044660                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324187.955341                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534660861                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532336673.001094                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324187.998906                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534660946                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532336757.957528                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324188.042472                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534661031                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532336842.913962                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324188.086038                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34686                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8142                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28506                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4597                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63192                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12739                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308337                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170728                       # Number of instructions committed
system.switch_cpus04.committedOps              170728                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164910                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17817                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164910                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227499                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116869                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63456                       # number of memory refs
system.switch_cpus04.num_load_insts             34890                       # Number of load instructions
system.switch_cpus04.num_store_insts            28566                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235130.164662                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73206.835338                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237425                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762575                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23497                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99908     58.48%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35843     20.98%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28846     16.88%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170840                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534661310                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636201944.843833                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898459365.156166                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198132                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801868                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535072726                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659324892.549642                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2875747833.450358                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634113                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365887                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534661286                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532337097.783265                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324188.216735                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534661371                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532337182.739699                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324188.260301                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534661456                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532337267.696134                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324188.303867                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534661541                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337352.652568                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324188.347432                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534661626                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337437.609002                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324188.390998                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534661711                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532337522.565436                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324188.434564                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534661796                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532337607.521871                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324188.478130                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534661881                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532337692.478305                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324188.521696                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534662056                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531770992.117539                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891063.882460                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9362                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2849                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1625                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5103                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2865040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18760                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.864441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.709452                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59725     80.38%     80.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5459      7.35%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2267      3.05%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1414      1.90%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1165      1.57%     94.25% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    847      1.14%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    435      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    123      0.17%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    133      0.18%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   210      0.28%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   110      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   313      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74300                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017102                       # Number of seconds simulated
sim_ticks                                 17101923500                       # Number of ticks simulated
final_tick                               2284999867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9755916                       # Simulator instruction rate (inst/s)
host_op_rate                                  9755906                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              754232224                       # Simulator tick rate (ticks/s)
host_mem_usage                                 843072                       # Number of bytes of host memory used
host_seconds                                    22.67                       # Real time elapsed on the host
sim_insts                                   221211158                       # Number of instructions simulated
sim_ops                                     221211158                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      2500480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     12716800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data        10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       133952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       231936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        55936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       104832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15832832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      2500480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        20032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        55936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2724864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15538816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15538816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        39070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       198700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data          165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              247388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        242794                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242794                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       411650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       183371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        18711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       157175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst    146210454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    743588872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      1171330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      1133908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst        52392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       617474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst        22454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data       119753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       175887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data       396681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        97299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       168402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      7832569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data     13561983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      3270743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data      6129837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst         3742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       153433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        37423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        37423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        41165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        11227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        52392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        52392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        82330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             925792470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       411650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        18711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst    146210454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      1171330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst        52392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst        22454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       175887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        97299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      7832569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      3270743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst         3742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        11227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        52392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        159330850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       908600486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            908600486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       908600486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       411650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       183371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        18711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       157175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst    146210454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    743588872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      1171330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      1133908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst        52392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       617474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst        22454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data       119753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       175887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data       396681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        97299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       168402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      7832569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data     13561983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      3270743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data      6129837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst         3742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       153433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        37423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        37423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        41165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        11227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        52392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        52392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        82330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1834392956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      875                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    289     34.45%     34.45% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72      8.58%     43.03% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    17      2.03%     45.05% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.12%     45.17% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   460     54.83%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                839                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     289     43.26%     43.26% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72     10.78%     54.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     17      2.54%     56.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    289     43.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 668                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            17258502000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                833000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              45079000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        17309978500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.628261                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.796186                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 661     84.20%     84.20% # number of callpals executed
system.cpu00.kern.callpal::rdps                    36      4.59%     88.79% # number of callpals executed
system.cpu00.kern.callpal::rti                     88     11.21%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  785                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              90                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             222                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.632743                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              7437                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             222                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           33.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   408.657160                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    27.975583                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.798159                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.054640                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.852798                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           89027                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          89027                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        27749                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         27749                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        15008                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        15008                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          624                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          624                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          518                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          518                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        42757                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          42757                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        42757                       # number of overall hits
system.cpu00.dcache.overall_hits::total         42757                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          291                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          106                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           15                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           39                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          397                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          397                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          397                       # number of overall misses
system.cpu00.dcache.overall_misses::total          397                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        28040                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        28040                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        15114                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        15114                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          557                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          557                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        43154                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        43154                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        43154                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        43154                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.010378                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.010378                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.007013                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.007013                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.023474                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.023474                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.070018                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.070018                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.009200                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.009200                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.009200                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.009200                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu00.dcache.writebacks::total              42                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             289                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             39504                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             289                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          136.692042                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   459.277687                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    52.722313                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.897027                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.102973                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          284717                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         284717                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       141925                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        141925                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       141925                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         141925                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       141925                       # number of overall hits
system.cpu00.icache.overall_hits::total        141925                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          289                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          289                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          289                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          289                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          289                       # number of overall misses
system.cpu00.icache.overall_misses::total          289                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       142214                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       142214                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       142214                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       142214                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       142214                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       142214                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002032                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002032                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002032                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002032                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002032                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002032                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          289                       # number of writebacks
system.cpu00.icache.writebacks::total             289                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            16480243500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        16490473000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu01.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu01.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  297                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                18                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             209                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         309.309275                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              1096                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             209                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            5.244019                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   292.433956                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    16.875319                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.571160                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.032960                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.604120                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           24045                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          24045                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data         7657                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          7657                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         3716                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3716                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           70                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           45                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        11373                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          11373                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        11373                       # number of overall hits
system.cpu01.dcache.overall_hits::total         11373                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          309                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          309                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           32                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           20                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          341                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          341                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          341                       # number of overall misses
system.cpu01.dcache.overall_misses::total          341                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data         7966                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         7966                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        11714                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        11714                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        11714                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        11714                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038790                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038790                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.008538                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.008538                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.113924                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.113924                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.029110                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.029110                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.029110                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.029110                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu01.dcache.writebacks::total              13                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements              86                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              4938                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           57.418605                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   479.307230                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    17.692770                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.936147                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.034556                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           74912                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          74912                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        37327                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         37327                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        37327                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          37327                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        37327                       # number of overall hits
system.cpu01.icache.overall_hits::total         37327                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst           86                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst           86                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst           86                       # number of overall misses
system.cpu01.icache.overall_misses::total           86                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        37413                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        37413                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        37413                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        37413                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        37413                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        37413                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002299                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002299                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002299                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002299                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002299                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002299                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu01.icache.writebacks::total              86                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    382                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    60825                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   6362     40.14%     40.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   119      0.75%     40.89% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    17      0.11%     40.99% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  9353     59.01%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              15851                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    5991     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    119      0.98%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     17      0.14%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   5991     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               12118                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            16000587000     92.44%     92.44% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               8508500      0.05%     92.48% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                833000      0.00%     92.49% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1300022500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        17309951000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.941685                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.640543                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.764494                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                      397     88.62%     88.62% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      0.67%     89.29% # number of syscalls executed
system.cpu02.kern.syscall::6                        5      1.12%     90.40% # number of syscalls executed
system.cpu02.kern.syscall::17                      17      3.79%     94.20% # number of syscalls executed
system.cpu02.kern.syscall::45                       6      1.34%     95.54% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.22%     95.76% # number of syscalls executed
system.cpu02.kern.syscall::71                      10      2.23%     97.99% # number of syscalls executed
system.cpu02.kern.syscall::73                       5      1.12%     99.11% # number of syscalls executed
system.cpu02.kern.syscall::144                      2      0.45%     99.55% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.22%     99.78% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.22%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  448                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 291      0.53%      0.56% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.01%      0.57% # number of callpals executed
system.cpu02.kern.callpal::swpipl               14259     26.17%     26.74% # number of callpals executed
system.cpu02.kern.callpal::rdps                   625      1.15%     27.89% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     27.89% # number of callpals executed
system.cpu02.kern.callpal::rti                   1456      2.67%     30.56% # number of callpals executed
system.cpu02.kern.callpal::callsys                466      0.86%     31.42% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.00%     31.42% # number of callpals executed
system.cpu02.kern.callpal::rdunique             37367     68.58%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                54489                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1746                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               972                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               971                      
system.cpu02.kern.mode_good::user                 972                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.556128                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.714864                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       7020517500     38.78%     38.78% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        11080745500     61.22%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    291                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          323022                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         507.743212                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           8820780                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          323022                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           27.307056                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     1.765669                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   505.977543                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.003449                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.988237                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.991686                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        18720082                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       18720082                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      4766120                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4766120                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      3899528                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      3899528                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       102572                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       102572                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       106202                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       106202                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      8665648                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        8665648                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      8665648                       # number of overall hits
system.cpu02.dcache.overall_hits::total       8665648                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       190911                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       190911                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       129036                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       129036                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         3792                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         3792                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           79                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       319947                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       319947                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       319947                       # number of overall misses
system.cpu02.dcache.overall_misses::total       319947                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      4957031                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4957031                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      4028564                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      4028564                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       106364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       106364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       106281                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       106281                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      8985595                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      8985595                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      8985595                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      8985595                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038513                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038513                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.032030                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.032030                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.035651                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.035651                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000743                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000743                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.035607                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.035607                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.035607                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.035607                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       179232                       # number of writebacks
system.cpu02.dcache.writebacks::total          179232                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          168881                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          32902519                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          168881                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          194.826647                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     5.068132                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   506.931868                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.009899                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.990101                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          310                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        66397319                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       66397319                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     32945338                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      32945338                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     32945338                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       32945338                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     32945338                       # number of overall hits
system.cpu02.icache.overall_hits::total      32945338                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       168881                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       168881                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       168881                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       168881                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       168881                       # number of overall misses
system.cpu02.icache.overall_misses::total       168881                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     33114219                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     33114219                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     33114219                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     33114219                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     33114219                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     33114219                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.005100                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.005100                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.005100                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.005100                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.005100                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.005100                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       168881                       # number of writebacks
system.cpu02.icache.writebacks::total          168881                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      373                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     93     28.10%     28.10% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    17      5.14%     33.23% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.60%     33.84% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   219     66.16%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                331                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      93     45.81%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     17      8.37%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.99%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     91     44.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 203                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            16474667000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                833000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              14557500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        16490388000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.415525                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.613293                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.85%      0.85% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 293     83.24%     84.09% # number of callpals executed
system.cpu03.kern.callpal::rdps                    37     10.51%     94.60% # number of callpals executed
system.cpu03.kern.callpal::rti                     19      5.40%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  352                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             631                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         407.867595                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10585                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             631                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           16.774960                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    94.985682                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   312.881913                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.185519                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.611097                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.796616                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           33218                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          33218                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         9048                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          9048                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         6074                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         6074                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          124                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          124                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          113                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          113                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        15122                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          15122                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        15122                       # number of overall hits
system.cpu03.dcache.overall_hits::total         15122                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          533                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          275                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           27                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           27                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          808                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          808                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          808                       # number of overall misses
system.cpu03.dcache.overall_misses::total          808                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         9581                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         9581                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         6349                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6349                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        15930                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        15930                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        15930                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        15930                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.055631                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.055631                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.043314                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.043314                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.178808                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.178808                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.192857                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.192857                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.050722                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.050722                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.050722                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.050722                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          263                       # number of writebacks
system.cpu03.dcache.writebacks::total             263                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1043                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62961                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1043                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           60.365292                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    47.080494                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   464.919506                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.091954                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.908046                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           96807                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          96807                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        46839                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         46839                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        46839                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          46839                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        46839                       # number of overall hits
system.cpu03.icache.overall_hits::total         46839                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1043                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1043                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1043                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1043                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1043                       # number of overall misses
system.cpu03.icache.overall_misses::total         1043                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        47882                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        47882                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        47882                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        47882                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        47882                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        47882                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.021783                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.021783                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.021783                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.021783                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.021783                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.021783                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1043                       # number of writebacks
system.cpu03.icache.writebacks::total            1043                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      473                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    148     33.71%     33.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    17      3.87%     37.59% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.23%     37.81% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   273     62.19%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                439                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     148     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     17      5.43%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.32%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    147     46.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 313                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            16478774000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                833000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              10574000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        16490345500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.538462                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.712984                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 403     88.57%     88.57% # number of callpals executed
system.cpu04.kern.callpal::rdps                    34      7.47%     96.04% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      3.96%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  455                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements             349                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         401.292970                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              2478                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             349                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            7.100287                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   401.292970                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.783775                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.783775                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           29615                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          29615                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data         9242                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          9242                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         4562                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         4562                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           78                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        13804                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          13804                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        13804                       # number of overall hits
system.cpu04.dcache.overall_hits::total         13804                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          479                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          479                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           73                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           23                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           30                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          552                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          552                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          552                       # number of overall misses
system.cpu04.dcache.overall_misses::total          552                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data         9721                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         9721                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data         4635                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         4635                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        14356                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        14356                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        14356                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        14356                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.049275                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.049275                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.015750                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.015750                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.227723                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.227723                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.384615                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.384615                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.038451                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.038451                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.038451                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.038451                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks           99                       # number of writebacks
system.cpu04.dcache.writebacks::total              99                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             179                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             22687                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             179                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          126.743017                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.095717                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.904283                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.002140                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.997860                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           91351                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          91351                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst        45407                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         45407                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst        45407                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          45407                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst        45407                       # number of overall hits
system.cpu04.icache.overall_hits::total         45407                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst          179                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          179                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst          179                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          179                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst          179                       # number of overall misses
system.cpu04.icache.overall_misses::total          179                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst        45586                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        45586                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst        45586                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        45586                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst        45586                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        45586                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003927                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003927                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003927                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003927                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003927                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003927                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          179                       # number of writebacks
system.cpu04.icache.writebacks::total             179                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            16480073500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        16490303000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu05.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu05.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  297                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements             232                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         438.329362                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              1032                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             232                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.448276                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   438.329362                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.856112                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.856112                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           24348                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          24348                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data         7741                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          7741                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         3709                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         3709                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           80                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data           45                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        11450                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          11450                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        11450                       # number of overall hits
system.cpu05.dcache.overall_hits::total         11450                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          345                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          345                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           39                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          384                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          384                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          384                       # number of overall misses
system.cpu05.dcache.overall_misses::total          384                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data         8086                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         8086                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        11834                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        11834                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        11834                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        11834                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.042666                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.042666                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.010406                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.010406                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.101124                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.101124                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.032449                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.032449                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.032449                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.032449                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu05.dcache.writebacks::total              22                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             108                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6760                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             108                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           62.592593                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           75534                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          75534                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        37605                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         37605                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        37605                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          37605                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        37605                       # number of overall hits
system.cpu05.icache.overall_hits::total         37605                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          108                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          108                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          108                       # number of overall misses
system.cpu05.icache.overall_misses::total          108                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        37713                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        37713                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        37713                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        37713                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        37713                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        37713                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.002864                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002864                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.002864                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002864                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.002864                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002864                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu05.icache.writebacks::total             108                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      401                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    115     31.34%     31.34% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    17      4.63%     35.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.27%     36.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   234     63.76%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                367                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     115     46.56%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     17      6.88%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.40%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    114     46.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 247                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            16479254500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              10008500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        16490260500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.487179                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.673025                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 331     86.42%     86.42% # number of callpals executed
system.cpu06.kern.callpal::rdps                    34      8.88%     95.30% # number of callpals executed
system.cpu06.kern.callpal::rti                     18      4.70%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  383                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             162                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         436.072157                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              1093                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             162                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            6.746914                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   436.072157                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.851703                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.851703                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           20875                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          20875                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data         6351                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          6351                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         3451                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3451                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           84                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data           52                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         9802                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           9802                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         9802                       # number of overall hits
system.cpu06.dcache.overall_hits::total          9802                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          262                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          262                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           46                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           16                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           26                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          308                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          308                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          308                       # number of overall misses
system.cpu06.dcache.overall_misses::total          308                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data         6613                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         6613                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         3497                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3497                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        10110                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        10110                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        10110                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        10110                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.039619                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.039619                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.013154                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.013154                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.030465                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.030465                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.030465                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.030465                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           64                       # number of writebacks
system.cpu06.dcache.writebacks::total              64                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             187                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             26789                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             187                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          143.256684                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           60105                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          60105                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        29772                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         29772                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        29772                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          29772                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        29772                       # number of overall hits
system.cpu06.icache.overall_hits::total         29772                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          187                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          187                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          187                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          187                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          187                       # number of overall misses
system.cpu06.icache.overall_misses::total          187                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        29959                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        29959                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        29959                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        29959                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        29959                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        29959                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.006242                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006242                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.006242                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006242                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.006242                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006242                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          187                       # number of writebacks
system.cpu06.icache.writebacks::total             187                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            16479934500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        16490164000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu07.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu07.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  297                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             263                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         446.843159                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              1428                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             263                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            5.429658                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   446.843159                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.872741                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.872741                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           24588                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          24588                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data         7769                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          7769                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         3707                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         3707                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           87                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           45                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        11476                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          11476                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        11476                       # number of overall hits
system.cpu07.dcache.overall_hits::total         11476                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          401                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          401                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           41                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            9                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           20                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          442                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          442                       # number of overall misses
system.cpu07.dcache.overall_misses::total          442                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data         8170                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         8170                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        11918                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        11918                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        11918                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        11918                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.049082                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.049082                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.010939                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.010939                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037087                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037087                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037087                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037087                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           34                       # number of writebacks
system.cpu07.dcache.writebacks::total              34                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             197                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             24325                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             197                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          123.477157                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.209725                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.790275                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193769                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794512                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           76043                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          76043                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        37726                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         37726                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        37726                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          37726                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        37726                       # number of overall hits
system.cpu07.icache.overall_hits::total         37726                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          197                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          197                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          197                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          197                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          197                       # number of overall misses
system.cpu07.icache.overall_misses::total          197                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        37923                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        37923                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        37923                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        37923                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        37923                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        37923                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.005195                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.005195                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.005195                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.005195                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          197                       # number of writebacks
system.cpu07.icache.writebacks::total             197                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1027                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    264     38.43%     38.43% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    17      2.47%     40.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.15%     41.05% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   405     58.95%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                687                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     264     48.44%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     17      3.12%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.18%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    263     48.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 545                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            16258100000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                833000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              23516000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        16282613500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.649383                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.793304                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      1.92%      2.05% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.27%      2.33% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 631     86.32%     88.65% # number of callpals executed
system.cpu08.kern.callpal::rdps                    34      4.65%     93.30% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.14%     93.43% # number of callpals executed
system.cpu08.kern.callpal::rti                     38      5.20%     98.63% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.23%     99.86% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.14%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  731                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.396226                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.561644                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65962500     43.67%     43.67% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           85068500     56.33%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5719                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         489.053258                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            117485                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5719                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           20.542927                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   489.053258                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.955182                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.955182                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          256049                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         256049                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        70120                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         70120                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        47621                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        47621                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          614                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          614                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          663                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          663                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       117741                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         117741                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       117741                       # number of overall hits
system.cpu08.dcache.overall_hits::total        117741                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3615                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3615                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2264                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2264                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          125                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           39                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5879                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5879                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5879                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5879                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        73735                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        73735                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        49885                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        49885                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          702                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          702                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       123620                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       123620                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       123620                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       123620                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.049027                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.049027                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.045384                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.045384                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.169147                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.169147                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.047557                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.047557                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.047557                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.047557                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3386                       # number of writebacks
system.cpu08.dcache.writebacks::total            3386                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2968                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.998650                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            429347                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2968                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          144.658693                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.001534                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.997116                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000003                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999994                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          698361                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         698361                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       344727                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        344727                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       344727                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         344727                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       344727                       # number of overall hits
system.cpu08.icache.overall_hits::total        344727                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2969                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2969                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2969                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2969                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2969                       # number of overall misses
system.cpu08.icache.overall_misses::total         2969                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       347696                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       347696                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       347696                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       347696                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       347696                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       347696                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.008539                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.008539                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.008539                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.008539                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.008539                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.008539                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2968                       # number of writebacks
system.cpu08.icache.writebacks::total            2968                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1156                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    195     36.31%     36.31% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    17      3.17%     39.48% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.37%     39.85% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   323     60.15%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                537                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     195     47.91%     47.91% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     17      4.18%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.49%     52.58% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    193     47.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 407                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            16470848500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                833000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              18163500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        16490175500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.597523                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.757914                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      9.11%      9.11% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.64%      9.74% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 432     69.01%     78.75% # number of callpals executed
system.cpu09.kern.callpal::rdps                    37      5.91%     84.66% # number of callpals executed
system.cpu09.kern.callpal::rti                     86     13.74%     98.40% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      1.44%     99.84% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.16%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  626                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             143                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.468531                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.638095                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1312259500     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8405000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2542                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         430.282811                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48748                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2542                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.177026                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     3.243192                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   427.039618                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.006334                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.834062                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.840396                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          106458                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         106458                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        30501                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         30501                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        17428                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        17428                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          514                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          501                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          501                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        47929                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          47929                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        47929                       # number of overall hits
system.cpu09.dcache.overall_hits::total         47929                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2004                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2004                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          795                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          795                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           53                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           30                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2799                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2799                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2799                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2799                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        32505                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        32505                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        18223                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        18223                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        50728                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        50728                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        50728                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        50728                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.061652                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.061652                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.043626                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.043626                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.093474                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.093474                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.056497                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.056497                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.055177                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.055177                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.055177                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.055177                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1276                       # number of writebacks
system.cpu09.dcache.writebacks::total            1276                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1802                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            148893                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1802                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           82.626526                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    38.899546                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   473.100454                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.075976                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.924024                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          354458                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         354458                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       174526                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        174526                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       174526                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         174526                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       174526                       # number of overall hits
system.cpu09.icache.overall_hits::total        174526                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1802                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1802                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1802                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1802                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1802                       # number of overall misses
system.cpu09.icache.overall_misses::total         1802                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       176328                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       176328                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       176328                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       176328                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       176328                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       176328                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.010220                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.010220                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.010220                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.010220                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.010220                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.010220                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1802                       # number of writebacks
system.cpu09.icache.writebacks::total            1802                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            16479903500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        16490133000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu10.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu10.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  297                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             241                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         397.445070                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs               840                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            3.485477                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   382.222337                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    15.222734                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.746528                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.029732                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.776260                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           24851                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          24851                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data         7872                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          7872                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         3719                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3719                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           97                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           44                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        11591                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          11591                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        11591                       # number of overall hits
system.cpu10.dcache.overall_hits::total         11591                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          418                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          418                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           29                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           21                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          447                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          447                       # number of overall misses
system.cpu10.dcache.overall_misses::total          447                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data         8290                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         8290                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        12038                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        12038                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        12038                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        12038                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.050422                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.050422                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.007737                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.007737                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.323077                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.323077                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.037132                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.037132                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.037132                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.037132                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu10.dcache.writebacks::total              12                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              87                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              4828                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              87                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           55.494253                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   406.517070                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    18.482930                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.793979                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.036099                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           76533                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          76533                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        38136                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         38136                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        38136                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          38136                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        38136                       # number of overall hits
system.cpu10.icache.overall_hits::total         38136                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst           87                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst           87                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst           87                       # number of overall misses
system.cpu10.icache.overall_misses::total           87                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        38223                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        38223                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        38223                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        38223                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        38223                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        38223                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002276                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002276                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002276                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002276                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002276                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002276                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           87                       # number of writebacks
system.cpu10.icache.writebacks::total              87                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            16479861000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        16490090500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu11.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu11.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  297                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             213                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.273864                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs               909                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             213                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.267606                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   375.432127                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    16.841737                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.733266                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.032894                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.766160                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           24910                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          24910                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data         7927                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          7927                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         3721                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3721                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          100                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          100                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           45                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        11648                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          11648                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        11648                       # number of overall hits
system.cpu11.dcache.overall_hits::total         11648                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          399                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          399                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           27                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           20                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          426                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          426                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          426                       # number of overall misses
system.cpu11.dcache.overall_misses::total          426                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data         8326                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         8326                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        12074                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        12074                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        12074                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        12074                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.047922                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.047922                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.007204                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007204                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.082569                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.082569                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.035282                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.035282                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.035282                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.035282                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu11.dcache.writebacks::total              12                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              86                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              4730                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                  55                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   407.307308                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    17.692692                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.795522                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.034556                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           76712                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          76712                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        38227                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         38227                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        38227                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          38227                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        38227                       # number of overall hits
system.cpu11.icache.overall_hits::total         38227                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst           86                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst           86                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst           86                       # number of overall misses
system.cpu11.icache.overall_misses::total           86                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        38313                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        38313                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        38313                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        38313                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        38313                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        38313                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002245                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002245                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002245                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002245                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002245                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002245                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu11.icache.writebacks::total              86                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            16479818500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        16490048000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu12.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu12.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  297                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             210                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         395.654817                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs               871                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             210                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.147619                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   381.212843                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    14.441974                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.744556                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.028207                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.772763                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           24993                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          24993                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data         7960                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          7960                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         3719                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3719                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          103                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           45                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        11679                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          11679                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        11679                       # number of overall hits
system.cpu12.dcache.overall_hits::total         11679                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          402                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          402                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           29                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            9                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           20                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          431                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          431                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          431                       # number of overall misses
system.cpu12.dcache.overall_misses::total          431                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data         8362                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         8362                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        12110                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        12110                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        12110                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        12110                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.048075                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.048075                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007737                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007737                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.080357                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.080357                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.035590                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.035590                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.035590                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.035590                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu12.dcache.writebacks::total              15                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              86                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              4730                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                  55                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   407.307295                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    17.692705                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.795522                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.034556                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           76892                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          76892                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        38317                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         38317                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        38317                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          38317                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        38317                       # number of overall hits
system.cpu12.icache.overall_hits::total         38317                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst           86                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst           86                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst           86                       # number of overall misses
system.cpu12.icache.overall_misses::total           86                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        38403                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        38403                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        38403                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        38403                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        38403                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        38403                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002239                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002239                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002239                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002239                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002239                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002239                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu12.icache.writebacks::total              86                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            16479776000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        16490005500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu13.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu13.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  297                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             212                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         404.498357                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs               909                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             212                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.287736                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   388.446567                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    16.051789                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.758685                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.031351                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.790036                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           25084                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          25084                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data         7981                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          7981                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         3719                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3719                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          106                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          106                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           44                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        11700                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          11700                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        11700                       # number of overall hits
system.cpu13.dcache.overall_hits::total         11700                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          417                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          417                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           29                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            9                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           21                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          446                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          446                       # number of overall misses
system.cpu13.dcache.overall_misses::total          446                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data         8398                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         8398                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        12146                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        12146                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        12146                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        12146                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.049655                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.049655                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.007737                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.007737                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.078261                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.078261                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.323077                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.323077                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.036720                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.036720                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.036720                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.036720                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu13.dcache.writebacks::total              12                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              86                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              4730                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                  55                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   407.307282                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    17.692718                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.795522                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.034556                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           77072                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          77072                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        38407                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         38407                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        38407                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          38407                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        38407                       # number of overall hits
system.cpu13.icache.overall_hits::total         38407                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst           86                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst           86                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst           86                       # number of overall misses
system.cpu13.icache.overall_misses::total           86                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        38493                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        38493                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        38493                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        38493                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        38493                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        38493                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002234                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002234                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002234                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002234                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002234                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002234                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu13.icache.writebacks::total              86                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                     69     24.56%     24.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    17      6.05%     30.60% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.36%     30.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   194     69.04%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      69     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     17     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.65%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     68     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 155                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            16479733500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               9232000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        16489963000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.350515                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.551601                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 245     82.49%     82.49% # number of callpals executed
system.cpu14.kern.callpal::rdps                    34     11.45%     93.94% # number of callpals executed
system.cpu14.kern.callpal::rti                     18      6.06%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  297                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             208                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         396.669531                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              1003                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             208                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.822115                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   383.236779                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    13.432752                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.748509                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.026236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.774745                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           25167                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          25167                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data         8012                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          8012                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         3720                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3720                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          109                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           44                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        11732                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          11732                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        11732                       # number of overall hits
system.cpu14.dcache.overall_hits::total         11732                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          422                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          422                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           28                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           21                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          450                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          450                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          450                       # number of overall misses
system.cpu14.dcache.overall_misses::total          450                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data         8434                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         8434                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        12182                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        12182                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        12182                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        12182                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.050036                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.050036                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.007471                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.007471                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.076271                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.076271                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.323077                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.323077                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.036940                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.036940                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.036940                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.036940                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu14.dcache.writebacks::total              14                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              86                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              4730                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                  55                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   407.307269                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    17.692731                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.795522                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.034556                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           77252                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          77252                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        38497                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         38497                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        38497                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          38497                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        38497                       # number of overall hits
system.cpu14.icache.overall_hits::total         38497                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst           86                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst           86                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst           86                       # number of overall misses
system.cpu14.icache.overall_misses::total           86                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        38583                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        38583                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        38583                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        38583                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        38583                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        38583                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.002229                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002229                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.002229                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002229                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.002229                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002229                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu14.icache.writebacks::total              86                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      339                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     80     26.23%     26.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    17      5.57%     31.80% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.66%     32.46% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   206     67.54%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                305                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      80     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     17      9.50%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      1.12%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     80     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 179                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            16479411500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               9436000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        16489875500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.388350                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.586885                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 269     83.80%     83.80% # number of callpals executed
system.cpu15.kern.callpal::rdps                    34     10.59%     94.39% # number of callpals executed
system.cpu15.kern.callpal::rti                     18      5.61%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  321                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             217                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         458.846219                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              1391                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             217                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            6.410138                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   431.784975                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    27.061245                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.843330                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.052854                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.896184                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           26036                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          26036                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data         8271                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          8271                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         3842                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3842                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          115                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           45                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        12113                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          12113                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        12113                       # number of overall hits
system.cpu15.dcache.overall_hits::total         12113                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          445                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           35                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           11                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           22                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          480                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          480                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          480                       # number of overall misses
system.cpu15.dcache.overall_misses::total          480                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         8716                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         8716                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         3877                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3877                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        12593                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        12593                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        12593                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        12593                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.051056                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.051056                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.009028                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.009028                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.087302                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.087302                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.328358                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.328358                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.038116                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.038116                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.038116                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.038116                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu15.dcache.writebacks::total              15                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              86                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              4618                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           53.697674                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   413.307256                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    17.692744                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.807241                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.034556                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           79684                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          79684                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        39713                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         39713                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        39713                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          39713                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        39713                       # number of overall hits
system.cpu15.icache.overall_hits::total         39713                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst           86                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst           86                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst           86                       # number of overall misses
system.cpu15.icache.overall_misses::total           86                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        39799                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        39799                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        39799                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        39799                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        39799                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        39799                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002161                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002161                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002161                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002161                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002161                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002161                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu15.icache.writebacks::total              86                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1956                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1956                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133474                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133474                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10855                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8385455                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    256980                       # number of replacements
system.l2.tags.tagsinuse                  3983.268325                       # Cycle average of tags in use
system.l2.tags.total_refs                      460853                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.793342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1532.933653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.013171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.610047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     2.311432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.798321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.207276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.352688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   622.133502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  1733.020052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     6.662972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     1.683860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     0.153096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     2.003918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.039132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     0.376436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     3.874090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     6.731843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.281391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.356345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst    17.333813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    14.368907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst    22.352036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    11.650081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.009124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.818074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.073580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.000377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.068788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.064697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.239056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.420876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.325691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.374251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.151888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.423101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.001627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.001644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.004232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.003508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.005457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.002844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972478                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1493                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7680180                       # Number of tag accesses
system.l2.tags.data_accesses                  7680180                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       184511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           184511                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       108570                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           108570                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        34039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34381                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst           81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       129799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst           86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst           83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst           72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             133670                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data          159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        86268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data          195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data           90                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             90717                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data          162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst           81                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       129799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       120307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data          204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          102                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          173                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          876                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1651                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          928                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          910                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst           83                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          164                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst           72                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          174                       # number of demand (read+write) hits
system.l2.demand_hits::total                   258768                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          179                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data          162                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst           81                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          161                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       129799                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       120307                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          730                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          278                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          165                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data          204                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          102                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          173                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          140                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data           90                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          171                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          193                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          876                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1651                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          928                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          910                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          156                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          153                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          161                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          161                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst           83                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          164                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst           72                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          174                       # number of overall hits
system.l2.overall_hits::total                  258768                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                415                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              226                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        94810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               97699                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        39082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42588                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       103953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          107196                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        39082                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       198763                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          313                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data          106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          874                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1639                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           25                       # number of demand (read+write) misses
system.l2.demand_misses::total                 247483                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          110                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           49                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           45                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        39082                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       198763                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          313                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          303                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data          165                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data           35                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data          106                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           48                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2093                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3625                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          874                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1639                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data           41                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           13                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           10                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           14                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           14                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           25                       # number of overall misses
system.l2.overall_misses::total                247483                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       184511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       184511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       108570                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       108570                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              432                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       128849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       168881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst          179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         2969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         176258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       190221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data          333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         3120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        197913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          289                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          211                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       168881                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       319070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1043                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          581                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst          179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data          369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data          208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          187                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          196                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          197                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          241                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         2969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         5276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1802                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst           87                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          197                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          175                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          178                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               506251                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          289                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          211                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       168881                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       319070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1043                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          581                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst          179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data          369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data          208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          187                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          196                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          197                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          241                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         2969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         5276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1802                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst           87                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          197                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          175                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          178                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              506251                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.709677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.960648                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.935484                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961702                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.735823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.932292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.891466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.902537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.400000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.739696                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.380623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.058140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.231417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.300096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.078212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.055556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.251337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.131980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.704951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.485017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.011494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.034884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.162791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.241623                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.176166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.186869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.546485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.318766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.414414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.103627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.494382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.138393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.545833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.535000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.211340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.061350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.048193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.063953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.080000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.108247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.541632                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.380623                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.232227                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.058140                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.218447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.231417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.622945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.300096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.521515                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.078212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.447154                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.055556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.168269                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.251337                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.540816                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.131980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.199170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.704951                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.687074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.485017                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.642997                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.011494                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.208122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.078313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.058480                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.080000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.034884                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.078652                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.162791                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.125628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.488854                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.380623                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.232227                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.058140                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.218447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.231417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.622945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.300096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.521515                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.078212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.447154                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.055556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.168269                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.251337                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.540816                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.131980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.199170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.704951                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.687074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.485017                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.642997                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.011494                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.208122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.078313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.058480                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.080000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.034884                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.078652                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.162791                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.125628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.488854                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               111978                       # number of writebacks
system.l2.writebacks::total                    111978                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1659                       # Transaction distribution
system.membus.trans_dist::ReadResp             151740                       # Transaction distribution
system.membus.trans_dist::WriteReq               2658                       # Transaction distribution
system.membus.trans_dist::WriteResp              2658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       242794                       # Transaction distribution
system.membus.trans_dist::CleanEvict           110789                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              722                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            446                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             721                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97764                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150081                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       130816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       393042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       393042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       719607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       728241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1121283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23000384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23011239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31402471                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            738026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  738026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              738026                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              28966                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             16058                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              45024                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             14597                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         14597                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               34620119                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            142214                       # Number of instructions committed
system.switch_cpus00.committedOps              142214                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       136763                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             10892                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        10058                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             136763                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       178006                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       106628                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               45186                       # number of memory refs
system.switch_cpus00.num_load_insts             29110                       # Number of load instructions
system.switch_cpus00.num_store_insts            16076                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     34476195.462688                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     143923.537312                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.004157                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.995843                       # Percentage of idle cycles
system.switch_cpus00.Branches                   23038                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          602      0.42%      0.42% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           90151     63.39%     63.81% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            245      0.17%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          30942     21.76%     85.74% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         16110     11.33%     97.07% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4164      2.93%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           142214                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits               8045                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              3845                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              11890                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               32980964                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             37413                       # Number of instructions committed
system.switch_cpus01.committedOps               37413                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        36062                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         3159                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              36062                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads        49445                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        28687                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               11908                       # number of memory refs
system.switch_cpus01.num_load_insts              8045                       # Number of load instructions
system.switch_cpus01.num_store_insts             3863                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     32944905.975629                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     36058.024371                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001093                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998907                       # Percentage of idle cycles
system.switch_cpus01.Branches                    5361                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          164      0.44%      0.44% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           23774     63.54%     63.98% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            139      0.37%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus01.op_class::MemRead           8187     21.88%     86.24% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          3863     10.33%     96.56% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         1286      3.44%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            37413                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            5024665                       # DTB read hits
system.switch_cpus02.dtb.read_misses             3419                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        3248692                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           4137487                       # DTB write hits
system.switch_cpus02.dtb.write_misses             924                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  3                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       2773006                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            9162152                       # DTB hits
system.switch_cpus02.dtb.data_misses             4343                       # DTB misses
system.switch_cpus02.dtb.data_acv                   3                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        6021698                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          22380431                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1854                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      22382285                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               34620311                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          33109873                       # Number of instructions committed
system.switch_cpus02.committedOps            33109873                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     28891369                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      3851456                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           1054087                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      2982694                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           28891369                       # number of integer instructions
system.switch_cpus02.num_fp_insts             3851456                       # number of float instructions
system.switch_cpus02.num_int_register_reads     42003655                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     20335375                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      2564616                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      2564099                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             9207355                       # number of memory refs
system.switch_cpus02.num_load_insts           5068034                       # Number of load instructions
system.switch_cpus02.num_store_insts          4139321                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     1101385.977751                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     33518925.022249                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.968187                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.031813                       # Percentage of idle cycles
system.switch_cpus02.Branches                 4219092                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      2319174      7.00%      7.00% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        18450092     55.72%     62.72% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         534009      1.61%     64.33% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       1282152      3.87%     68.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            48      0.00%     68.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt        767567      2.32%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult           51      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        255847      0.77%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     71.30% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        5193816     15.68%     86.98% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       4142419     12.51%     99.49% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       169044      0.51%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         33114219                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               9719                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             22                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              6520                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              16239                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             22                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              4450                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          4450                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               32980798                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             47880                       # Number of instructions committed
system.switch_cpus03.committedOps               47880                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        46065                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              2038                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         4041                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              46065                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        62956                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        34861                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               16286                       # number of memory refs
system.switch_cpus03.num_load_insts              9738                       # Number of load instructions
system.switch_cpus03.num_store_insts             6548                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     32934649.360866                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     46148.639134                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001399                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998601                       # Percentage of idle cycles
system.switch_cpus03.Branches                    6873                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          362      0.76%      0.76% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           29283     61.16%     61.91% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            136      0.28%     62.20% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     62.20% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.02%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           9993     20.87%     83.09% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          6552     13.68%     96.77% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         1545      3.23%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            47882                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits               9822                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits              4750                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              14572                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits              5185                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses          5185                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               32980709                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts             45586                       # Number of instructions committed
system.switch_cpus04.committedOps               45586                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses        43864                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              1780                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts         3792                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts              43864                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        60064                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes        34926                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               14590                       # number of memory refs
system.switch_cpus04.num_load_insts              9822                       # Number of load instructions
system.switch_cpus04.num_store_insts             4768                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     32936770.522915                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     43938.477085                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001332                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998668                       # Percentage of idle cycles
system.switch_cpus04.Branches                    6476                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass          160      0.35%      0.35% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           28608     62.76%     63.11% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            143      0.31%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus04.op_class::MemRead           9989     21.91%     85.33% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite          4768     10.46%     95.79% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         1918      4.21%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total            45586                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits               8175                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              3855                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              12030                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               32980624                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             37713                       # Number of instructions committed
system.switch_cpus05.committedOps               37713                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        36352                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         3299                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              36352                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads        49745                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        28837                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               12048                       # number of memory refs
system.switch_cpus05.num_load_insts              8175                       # Number of load instructions
system.switch_cpus05.num_store_insts             3873                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     32944277.076170                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     36346.923830                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001102                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998898                       # Percentage of idle cycles
system.switch_cpus05.Branches                    5511                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           23934     63.46%     63.90% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            139      0.37%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus05.op_class::MemRead           8317     22.05%     86.32% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          3873     10.27%     96.59% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         1286      3.41%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            37713                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits               6713                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              3612                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              10325                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              4537                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          4537                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               32980539                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             29959                       # Number of instructions committed
system.switch_cpus06.committedOps               29959                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        28557                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              1234                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         2229                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              28557                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        38488                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        22548                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               10343                       # number of memory refs
system.switch_cpus06.num_load_insts              6713                       # Number of load instructions
system.switch_cpus06.num_store_insts             3630                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     32951668.846355                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     28870.153645                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000875                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999125                       # Percentage of idle cycles
system.switch_cpus06.Branches                    4135                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          149      0.50%      0.50% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           17586     58.70%     59.20% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             89      0.30%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::MemRead           6875     22.95%     82.44% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          3630     12.12%     94.56% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         1630      5.44%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            29959                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits               8266                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              3862                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              12128                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               32980346                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             37923                       # Number of instructions committed
system.switch_cpus07.committedOps               37923                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        36555                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         3397                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              36555                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads        49955                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        28942                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               12146                       # number of memory refs
system.switch_cpus07.num_load_insts              8266                       # Number of load instructions
system.switch_cpus07.num_store_insts             3880                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     32943796.894426                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     36549.105574                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001108                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998892                       # Percentage of idle cycles
system.switch_cpus07.Branches                    5616                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           24046     63.41%     63.84% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            139      0.37%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus07.op_class::MemRead           8408     22.17%     86.38% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          3880     10.23%     96.61% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         1286      3.39%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            37923                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              74344                       # DTB read hits
system.switch_cpus08.dtb.read_misses              129                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          37911                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             50616                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         22091                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             124960                       # DTB hits
system.switch_cpus08.dtb.data_misses              147                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          60002                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            178195                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        178316                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               32564798                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            347539                       # Number of instructions committed
system.switch_cpus08.committedOps              347539                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       336472                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          373                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              9685                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        37146                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             336472                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 373                       # number of float instructions
system.switch_cpus08.num_int_register_reads       460232                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       244610                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              125308                       # number of memory refs
system.switch_cpus08.num_load_insts             74603                       # Number of load instructions
system.switch_cpus08.num_store_insts            50705                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     32233665.534727                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     331132.465273                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.010168                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.989832                       # Percentage of idle cycles
system.switch_cpus08.Branches                   49983                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         5681      1.63%      1.63% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          209523     60.26%     61.89% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            325      0.09%     61.99% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.99% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          75758     21.79%     83.79% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         50986     14.66%     98.45% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         5374      1.55%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           347696                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              32535                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1906                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             18715                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           940                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              51250                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2846                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             27710                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         27835                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               32980373                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            175942                       # Number of instructions committed
system.switch_cpus09.committedOps              175942                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       169249                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              4200                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        21155                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             169249                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       224157                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       127829                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               52367                       # number of memory refs
system.switch_cpus09.num_load_insts             33414                       # Number of load instructions
system.switch_cpus09.num_store_insts            18953                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     32810252.949223                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     170120.050777                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.005158                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.994842                       # Percentage of idle cycles
system.switch_cpus09.Branches                   27086                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2942      1.67%      1.67% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          111644     63.32%     64.98% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            234      0.13%     65.12% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     65.12% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          34623     19.64%     84.77% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         18975     10.76%     95.53% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         7875      4.47%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           176328                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits               8396                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              3872                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              12268                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               32980284                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             38223                       # Number of instructions committed
system.switch_cpus10.committedOps               38223                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        36845                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         3537                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              36845                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads        50255                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        29092                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               12286                       # number of memory refs
system.switch_cpus10.num_load_insts              8396                       # Number of load instructions
system.switch_cpus10.num_store_insts             3890                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     32943445.694936                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     36838.305064                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001117                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998883                       # Percentage of idle cycles
system.switch_cpus10.Branches                    5766                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           24206     63.33%     63.76% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            139      0.36%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.12% # Class of executed instruction
system.switch_cpus10.op_class::MemRead           8538     22.34%     86.46% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          3890     10.18%     96.64% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         1286      3.36%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            38223                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits               8435                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              3875                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              12310                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               32980199                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             38313                       # Number of instructions committed
system.switch_cpus11.committedOps               38313                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        36932                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         3579                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              36932                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads        50345                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        29137                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               12328                       # number of memory refs
system.switch_cpus11.num_load_insts              8435                       # Number of load instructions
system.switch_cpus11.num_store_insts             3893                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     32943274.009643                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     36924.990357                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001120                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998880                       # Percentage of idle cycles
system.switch_cpus11.Branches                    5811                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           24254     63.30%     63.73% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            139      0.36%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.10% # Class of executed instruction
system.switch_cpus11.op_class::MemRead           8577     22.39%     86.48% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          3893     10.16%     96.64% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         1286      3.36%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            38313                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits               8474                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              3878                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              12352                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               32980114                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             38403                       # Number of instructions committed
system.switch_cpus12.committedOps               38403                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        37019                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         3621                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              37019                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads        50435                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        29182                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               12370                       # number of memory refs
system.switch_cpus12.num_load_insts              8474                       # Number of load instructions
system.switch_cpus12.num_store_insts             3896                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     32943102.324798                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     37011.675202                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001122                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998878                       # Percentage of idle cycles
system.switch_cpus12.Branches                    5856                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           24302     63.28%     63.71% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            139      0.36%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.07% # Class of executed instruction
system.switch_cpus12.op_class::MemRead           8616     22.44%     86.51% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          3896     10.15%     96.65% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         1286      3.35%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            38403                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits               8513                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              3881                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              12394                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               32980029                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             38493                       # Number of instructions committed
system.switch_cpus13.committedOps               38493                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        37106                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         3663                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              37106                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        50525                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        29227                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               12412                       # number of memory refs
system.switch_cpus13.num_load_insts              8513                       # Number of load instructions
system.switch_cpus13.num_store_insts             3899                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     32942930.640400                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     37098.359600                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001125                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998875                       # Percentage of idle cycles
system.switch_cpus13.Branches                    5901                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           24350     63.26%     63.68% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            139      0.36%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.05% # Class of executed instruction
system.switch_cpus13.op_class::MemRead           8655     22.48%     86.53% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          3899     10.13%     96.66% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         1286      3.34%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            38493                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits               8552                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              3884                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              12436                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              3763                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          3763                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               32979944                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             38583                       # Number of instructions committed
system.switch_cpus14.committedOps               38583                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        37193                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              1490                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         3705                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              37193                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        50615                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        29272                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               12454                       # number of memory refs
system.switch_cpus14.num_load_insts              8552                       # Number of load instructions
system.switch_cpus14.num_store_insts             3902                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     32942758.956450                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     37185.043550                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001128                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998872                       # Percentage of idle cycles
system.switch_cpus14.Branches                    5946                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          164      0.43%      0.43% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           24398     63.24%     63.66% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            139      0.36%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.02% # Class of executed instruction
system.switch_cpus14.op_class::MemRead           8694     22.53%     86.55% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          3902     10.11%     96.67% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         1286      3.33%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            38583                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               8842                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              4018                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              12860                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              3979                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          3979                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               32979769                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             39799                       # Number of instructions committed
system.switch_cpus15.committedOps               39799                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        38361                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              1528                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         3832                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              38361                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        52166                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        30181                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               12878                       # number of memory refs
system.switch_cpus15.num_load_insts              8842                       # Number of load instructions
system.switch_cpus15.num_store_insts             4036                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     32941411.671641                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     38357.328359                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001163                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998837                       # Percentage of idle cycles
system.switch_cpus15.Branches                    6145                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          148      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           25104     63.08%     63.45% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            139      0.35%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     63.80% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           8989     22.59%     86.38% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          4037     10.14%     96.53% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         1382      3.47%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            39799                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1026293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       426201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       195748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          34937                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        13658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        21279                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1659                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            383704                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2658                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       184511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       108570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111357                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             659                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1114                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           132225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          132225                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        176258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       205787                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       443021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       942624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        16838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         7766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side          961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1443840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        25487                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        22032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     17544960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     32188280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        89152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        66668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        41360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        25360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        16000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        23376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        15936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        29840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       306496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       596184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       172608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       261420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         5568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        28624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        27408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        27920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        28560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        29008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        30800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               51681319                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          519206                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1549816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.859945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.796633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1297348     83.71%     83.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56671      3.66%     87.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39235      2.53%     89.90% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  57926      3.74%     93.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  10800      0.70%     94.33% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  11176      0.72%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   6976      0.45%     95.50% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   7227      0.47%     95.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4775      0.31%     96.28% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   3048      0.20%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  5746      0.37%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1816      0.12%     96.96% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  2996      0.19%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  2576      0.17%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  3762      0.24%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 36672      2.37%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  1066      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1549816                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.441595                       # Number of seconds simulated
sim_ticks                                441594724500                       # Number of ticks simulated
final_tick                               2726594592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1793951                       # Simulator instruction rate (inst/s)
host_op_rate                                  1793951                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              278305568                       # Simulator tick rate (ticks/s)
host_mem_usage                                 850372                       # Number of bytes of host memory used
host_seconds                                  1586.73                       # Real time elapsed on the host
sim_insts                                  2846508836                       # Number of instructions simulated
sim_ops                                    2846508836                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst       455936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data      9995200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst       505664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data     21171904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      9413376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     93742336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst      3182080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data    107322496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       263488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data      8942656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst       699136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     21706752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data      4044608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst       624064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data     24522816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       156544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data      2712064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst       279040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data     15251584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        79552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data      7932800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst       195456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data      8465024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst       327232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data     15791680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst       109504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data      4276800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst       307200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data     11659968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst       129472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data      1690304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          376106688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst       455936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst       505664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      9413376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst      3182080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       263488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst       699136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst       624064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       156544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst       279040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        79552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst       195456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst       327232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst       109504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst       307200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst       129472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16877696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    250982976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       250982976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         7124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data       156175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst         7901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data       330811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst       147084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data      1464724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst        49720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data      1676914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         4117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       139729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst        10924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       339168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         2343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data        63197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst         9751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data       383169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data        42376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst         4360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data       238306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst         1243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data       123950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst         3054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data       132266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst         5113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data       246745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst         1711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data        66825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst         4800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data       182187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst         2023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data        26411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5876667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3921609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3921609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      1032476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data     22634328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst      1145086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data     47944196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     21316776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    212281377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      7205883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    243033918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       596674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     20250822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      1583207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     49155370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       339569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data      9159095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      1413205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     55532403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst       354497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data      6141523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst       631892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data     34537514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst       180147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data     17963983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst       442614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data     19169215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst       741023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data     35760572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst       247974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data      9684898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       695660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data     26404228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       293192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data      3827727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             851701044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      1032476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst      1145086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     21316776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      7205883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       596674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      1583207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       339569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      1413205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst       354497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst       631892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst       180147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst       442614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst       741023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst       247974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       695660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       293192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38219877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       568355920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            568355920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       568355920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      1032476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data     22634328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst      1145086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data     47944196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     21316776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    212281377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      7205883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    243033918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       596674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     20250822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      1583207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     49155370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       339569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data      9159095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      1413205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     55532403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst       354497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data      6141523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst       631892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data     34537514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst       180147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data     17963983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst       442614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data     19169215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst       741023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data     35760572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst       247974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data      9684898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       695660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data     26404228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       293192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data      3827727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1420056964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    625                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    39830                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2554     25.97%     25.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   148      1.50%     27.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   453      4.61%     32.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   188      1.91%     33.99% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  6492     66.01%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               9835                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2552     44.72%     44.72% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    148      2.59%     47.31% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    453      7.94%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    188      3.29%     58.54% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   2366     41.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                5707                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           441072892000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              11100000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              22197000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              31547500      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             454387500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       441592124000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.999217                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.364449                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.580275                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::wripir                   3      0.03%      0.03% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  25      0.24%      0.27% # number of callpals executed
system.cpu00.kern.callpal::swpipl                8244     79.87%     80.14% # number of callpals executed
system.cpu00.kern.callpal::rdps                   943      9.14%     89.28% # number of callpals executed
system.cpu00.kern.callpal::wrusp                    2      0.02%     89.29% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.02%     89.31% # number of callpals executed
system.cpu00.kern.callpal::rti                    802      7.77%     97.08% # number of callpals executed
system.cpu00.kern.callpal::callsys                  8      0.08%     97.16% # number of callpals executed
system.cpu00.kern.callpal::rdunique               293      2.84%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                10322                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             825                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                43                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                43                      
system.cpu00.kern.mode_good::user                  43                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.052121                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.099078                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     438544830500     93.81%     93.81% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        28940333000      6.19%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     25                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          535828                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         447.762242                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          14532825                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          535828                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           27.122183                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    77.760545                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   370.001696                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.151876                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.722660                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.874536                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        30669776                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       30669776                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     10571991                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      10571991                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      3944063                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      3944063                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         4571                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         4571                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         3564                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         3564                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     14516054                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       14516054                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     14516054                       # number of overall hits
system.cpu00.dcache.overall_hits::total      14516054                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data       139494                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       139494                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data       400258                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       400258                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          554                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          554                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         1244                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         1244                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       539752                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       539752                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       539752                       # number of overall misses
system.cpu00.dcache.overall_misses::total       539752                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     10711485                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10711485                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      4344321                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      4344321                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         5125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         5125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         4808                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         4808                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     15055806                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     15055806                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     15055806                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     15055806                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.013023                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.013023                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.092134                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.092134                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.108098                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.108098                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.258735                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.258735                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.035850                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.035850                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.035850                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.035850                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       501387                       # number of writebacks
system.cpu00.dcache.writebacks::total          501387                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           16793                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          46811575                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           16793                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         2787.564759                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   142.738267                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   369.261733                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.278786                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.721214                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       118767333                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      118767333                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     59358477                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      59358477                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     59358477                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       59358477                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     59358477                       # number of overall hits
system.cpu00.icache.overall_hits::total      59358477                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        16793                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        16793                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        16793                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        16793                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        16793                       # number of overall misses
system.cpu00.icache.overall_misses::total        16793                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     59375270                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     59375270                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     59375270                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     59375270                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     59375270                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     59375270                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000283                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000283                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        16793                       # number of writebacks
system.cpu00.icache.writebacks::total           16793                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    410                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    58847                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   2059     25.96%     25.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   453      5.71%     31.67% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   187      2.36%     34.03% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  5233     65.97%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               7932                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    2058     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    453      9.90%     54.89% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    187      4.09%     58.97% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   1877     41.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                4575                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           442078789000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              30914500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             281019500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       442412920000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.999514                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.358685                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.576778                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::wripir                   3      0.03%      0.03% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  11      0.13%      0.16% # number of callpals executed
system.cpu01.kern.callpal::swpipl                6646     76.05%     76.21% # number of callpals executed
system.cpu01.kern.callpal::rdps                   942     10.78%     86.99% # number of callpals executed
system.cpu01.kern.callpal::wrusp                    1      0.01%     87.00% # number of callpals executed
system.cpu01.kern.callpal::rdusp                    1      0.01%     87.01% # number of callpals executed
system.cpu01.kern.callpal::rti                    646      7.39%     94.40% # number of callpals executed
system.cpu01.kern.callpal::callsys                  4      0.05%     94.45% # number of callpals executed
system.cpu01.kern.callpal::rdunique               485      5.55%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 8739                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             241                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               234                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               416                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               236                      
system.cpu01.kern.mode_good::user                 234                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch_good::kernel     0.979253                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.002404                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.528620                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        171258000      0.04%      0.04% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       218502152500     46.41%     46.45% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       252093715000     53.55%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         1433105                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         412.820608                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         104811711                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         1433105                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           73.136100                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2507929718500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   122.639692                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   290.180916                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.239531                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.566760                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.806290                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       213769884                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      213769884                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     93244115                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      93244115                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     11481068                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     11481068                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         2128                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         2128                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1724                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    104725183                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      104725183                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    104725183                       # number of overall hits
system.cpu01.dcache.overall_hits::total     104725183                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data       659242                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       659242                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       777181                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       777181                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          578                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          578                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          736                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          736                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      1436423                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1436423                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      1436423                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1436423                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     93903357                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     93903357                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     12258249                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     12258249                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         2706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         2706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         2460                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         2460                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    106161606                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    106161606                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    106161606                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    106161606                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.007020                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.007020                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.063401                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.063401                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.213599                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.213599                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.299187                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.299187                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.013531                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.013531                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.013531                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.013531                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks      1333467                       # number of writebacks
system.cpu01.dcache.writebacks::total         1333467                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           34525                       # number of replacements
system.cpu01.icache.tags.tagsinuse         505.074121                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         295938999                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           34525                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         8571.730601                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2726484316000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   290.281807                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   214.792314                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.566957                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.419516                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.986473                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       876196226                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      876196226                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    438046303                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     438046303                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    438046303                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      438046303                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    438046303                       # number of overall hits
system.cpu01.icache.overall_hits::total     438046303                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        34540                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        34540                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        34540                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        34540                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        34540                       # number of overall misses
system.cpu01.icache.overall_misses::total        34540                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    438080843                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    438080843                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    438080843                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    438080843                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    438080843                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    438080843                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000079                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000079                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        34525                       # number of writebacks
system.cpu01.icache.writebacks::total           34525                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    302                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   208573                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   8269     38.23%     38.23% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    27      0.12%     38.35% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   453      2.09%     40.44% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    56      0.26%     40.70% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 12827     59.30%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              21632                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    8264     48.49%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     27      0.16%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    453      2.66%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     56      0.33%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   8244     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               17044                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           440340051000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               1930500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              22197000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8929000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1221608500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       441594716000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999395                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.642707                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.787907                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.22%      0.22% # number of syscalls executed
system.cpu02.kern.syscall::3                      114     25.05%     25.27% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      0.88%     26.15% # number of syscalls executed
system.cpu02.kern.syscall::6                       33      7.25%     33.41% # number of syscalls executed
system.cpu02.kern.syscall::17                      36      7.91%     41.32% # number of syscalls executed
system.cpu02.kern.syscall::19                      32      7.03%     48.35% # number of syscalls executed
system.cpu02.kern.syscall::45                      32      7.03%     55.38% # number of syscalls executed
system.cpu02.kern.syscall::71                      99     21.76%     77.14% # number of syscalls executed
system.cpu02.kern.syscall::73                      34      7.47%     84.62% # number of syscalls executed
system.cpu02.kern.syscall::74                      69     15.16%     99.78% # number of syscalls executed
system.cpu02.kern.syscall::75                       1      0.22%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  455                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                2434      1.40%      1.40% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 338      0.19%      1.59% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.00%      1.59% # number of callpals executed
system.cpu02.kern.callpal::swpipl               18361     10.54%     12.13% # number of callpals executed
system.cpu02.kern.callpal::rdps                  1190      0.68%     12.82% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    4      0.00%     12.82% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    4      0.00%     12.82% # number of callpals executed
system.cpu02.kern.callpal::rti                   2736      1.57%     14.39% # number of callpals executed
system.cpu02.kern.callpal::callsys                931      0.53%     14.93% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     14.93% # number of callpals executed
system.cpu02.kern.callpal::rdunique            148175     85.07%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               174176                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            3074                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              2479                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              2479                      
system.cpu02.kern.mode_good::user                2479                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.806441                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.892851                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     201228213000     45.57%     45.57% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       240366503000     54.43%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    338                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         2478694                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         501.653611                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         131173896                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         2478694                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           52.920569                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   501.653611                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.979792                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.979792                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       269756475                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      269756475                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     88122206                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      88122206                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     42774415                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     42774415                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       117362                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       117362                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       121370                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       121370                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    130896621                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      130896621                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    130896621                       # number of overall hits
system.cpu02.dcache.overall_hits::total     130896621                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      1552840                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      1552840                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       931948                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       931948                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         8524                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         8524                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         4108                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         4108                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      2484788                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      2484788                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      2484788                       # number of overall misses
system.cpu02.dcache.overall_misses::total      2484788                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     89675046                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     89675046                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     43706363                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     43706363                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       125886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       125886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       125478                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       125478                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    133381409                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    133381409                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    133381409                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    133381409                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.017316                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.017316                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.021323                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.021323                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.067712                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.067712                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.032739                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.032739                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.018629                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.018629                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.018629                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.018629                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1485186                       # number of writebacks
system.cpu02.dcache.writebacks::total         1485186                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          356060                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         488458922                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          356060                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1371.844414                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       978049940                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      978049940                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    488490880                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     488490880                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    488490880                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      488490880                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    488490880                       # number of overall hits
system.cpu02.icache.overall_hits::total     488490880                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       356060                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       356060                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       356060                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       356060                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       356060                       # number of overall misses
system.cpu02.icache.overall_misses::total       356060                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    488846940                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    488846940                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    488846940                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    488846940                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    488846940                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    488846940                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000728                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000728                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000728                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000728                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000728                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       356060                       # number of writebacks
system.cpu02.icache.writebacks::total          356060                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    366                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   248984                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   9555     41.00%     41.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   453      1.94%     42.95% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   316      1.36%     44.30% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 12979     55.70%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              23303                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    9543     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    453      2.31%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    316      1.61%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   9268     47.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               19580                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           440952463000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              22197000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              50153500      0.01%     99.69% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            1380020000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       442404833500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.998744                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.714077                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.840235                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::17                      37     67.27%     67.27% # number of syscalls executed
system.cpu03.kern.syscall::45                       1      1.82%     69.09% # number of syscalls executed
system.cpu03.kern.syscall::71                      14     25.45%     94.55% # number of syscalls executed
system.cpu03.kern.syscall::75                       2      3.64%     98.18% # number of syscalls executed
system.cpu03.kern.syscall::92                       1      1.82%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   55                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 383      1.39%      1.39% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 587      2.13%      3.52% # number of callpals executed
system.cpu03.kern.callpal::tbi                      2      0.01%      3.53% # number of callpals executed
system.cpu03.kern.callpal::swpipl               19172     69.67%     73.20% # number of callpals executed
system.cpu03.kern.callpal::rdps                   955      3.47%     76.67% # number of callpals executed
system.cpu03.kern.callpal::wrusp                   12      0.04%     76.72% # number of callpals executed
system.cpu03.kern.callpal::rdusp                   12      0.04%     76.76% # number of callpals executed
system.cpu03.kern.callpal::rti                   3363     12.22%     88.98% # number of callpals executed
system.cpu03.kern.callpal::callsys                412      1.50%     90.48% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.01%     90.49% # number of callpals executed
system.cpu03.kern.callpal::rdunique              2618      9.51%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                27518                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            3949                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              2986                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              2985                      
system.cpu03.kern.mode_good::user                2986                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.755888                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.860995                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     117163812500     25.49%     25.49% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       342480497000     74.51%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    587                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         4267490                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         500.359952                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         178676282                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         4267490                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           41.869174                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.472104                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   499.887848                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000922                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.976343                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.977266                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       370154723                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      370154723                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    138930279                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     138930279                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     39669584                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     39669584                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        27772                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        27772                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        29408                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        29408                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    178599863                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      178599863                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    178599863                       # number of overall hits
system.cpu03.dcache.overall_hits::total     178599863                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      2050089                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      2050089                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      2225311                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      2225311                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         4480                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4480                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         2260                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         2260                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      4275400                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      4275400                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      4275400                       # number of overall misses
system.cpu03.dcache.overall_misses::total      4275400                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    140980368                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    140980368                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     41894895                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     41894895                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        32252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        32252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        31668                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        31668                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    182875263                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    182875263                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    182875263                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    182875263                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.014542                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.014542                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.053117                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.053117                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.138906                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.138906                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.071365                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.071365                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.023379                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.023379                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.023379                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.023379                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks      3382126                       # number of writebacks
system.cpu03.dcache.writebacks::total         3382126                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          144425                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         634724030                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          144425                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4394.834897                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.544129                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.455871                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001063                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998937                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      1388051645                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     1388051645                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    693809185                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     693809185                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    693809185                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      693809185                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    693809185                       # number of overall hits
system.cpu03.icache.overall_hits::total     693809185                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       144425                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       144425                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       144425                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       144425                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       144425                       # number of overall misses
system.cpu03.icache.overall_misses::total       144425                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    693953610                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    693953610                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    693953610                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    693953610                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    693953610                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    693953610                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000208                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000208                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000208                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000208                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000208                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000208                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       144425                       # number of writebacks
system.cpu03.icache.writebacks::total          144425                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    629                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    15346                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   2677     30.08%     30.08% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   453      5.09%     35.16% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   188      2.11%     37.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  5583     62.72%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               8901                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    2676     46.08%     46.08% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    453      7.80%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    188      3.24%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   2490     42.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                5807                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           441978348500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              22197000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              39758500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             342508500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       442382812500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999626                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.445997                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.652399                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::4                        4     28.57%     28.57% # number of syscalls executed
system.cpu04.kern.syscall::17                       2     14.29%     42.86% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     28.57%     71.43% # number of syscalls executed
system.cpu04.kern.syscall::73                       4     28.57%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   14                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                 112      1.13%      1.13% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 204      2.05%      3.18% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.01%      3.19% # number of callpals executed
system.cpu04.kern.callpal::swpipl                7419     74.72%     77.91% # number of callpals executed
system.cpu04.kern.callpal::rdps                   921      9.28%     87.19% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.01%     87.20% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.01%     87.21% # number of callpals executed
system.cpu04.kern.callpal::rti                    842      8.48%     95.69% # number of callpals executed
system.cpu04.kern.callpal::callsys                 26      0.26%     95.95% # number of callpals executed
system.cpu04.kern.callpal::imb                      1      0.01%     95.96% # number of callpals executed
system.cpu04.kern.callpal::rdunique               401      4.04%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 9929                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1046                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               212                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               212                      
system.cpu04.kern.mode_good::user                 212                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.202677                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.337043                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     450417650500     98.08%     98.08% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         8837655500      1.92%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    204                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          219230                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         352.773686                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           5099358                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          219230                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           23.260311                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   352.773686                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.689011                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.689011                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        11039048                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       11039048                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data      3571799                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       3571799                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      1603526                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1603526                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         4053                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         4053                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         3744                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         3744                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data      5175325                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        5175325                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data      5175325                       # number of overall hits
system.cpu04.dcache.overall_hits::total       5175325                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       181475                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       181475                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        41506                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        41506                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          909                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          909                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          925                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          925                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       222981                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       222981                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       222981                       # number of overall misses
system.cpu04.dcache.overall_misses::total       222981                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data      3753274                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      3753274                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      1645032                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1645032                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         4962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         4962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         4669                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         4669                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data      5398306                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      5398306                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data      5398306                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      5398306                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.048351                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.048351                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025231                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025231                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.183192                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.183192                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.198115                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.198115                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.041306                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.041306                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.041306                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.041306                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       119866                       # number of writebacks
system.cpu04.dcache.writebacks::total          119866                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           10413                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          19184395                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           10413                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1842.350427                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.052964                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.947036                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000103                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999897                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        38557299                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       38557299                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     19263030                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      19263030                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     19263030                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       19263030                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     19263030                       # number of overall hits
system.cpu04.icache.overall_hits::total      19263030                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        10413                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        10413                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        10413                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        10413                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        10413                       # number of overall misses
system.cpu04.icache.overall_misses::total        10413                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     19273443                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     19273443                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     19273443                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     19273443                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     19273443                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     19273443                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000540                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000540                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000540                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000540                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000540                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000540                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        10413                       # number of writebacks
system.cpu04.icache.writebacks::total           10413                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    509                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    62827                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   2700     29.38%     29.38% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   453      4.93%     34.31% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   201      2.19%     36.50% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  5836     63.50%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               9190                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    2692     46.06%     46.06% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    453      7.75%     53.81% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    201      3.44%     57.25% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   2499     42.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                5845                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           441976548500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              22197000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              33117500      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             382035500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       442413898500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.997037                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.428204                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.636017                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::4                        9     75.00%     75.00% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      8.33%     83.33% # number of syscalls executed
system.cpu05.kern.syscall::71                       2     16.67%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   12                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                  19      0.17%      0.17% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  68      0.61%      0.79% # number of callpals executed
system.cpu05.kern.callpal::swpipl                7725     69.81%     70.59% # number of callpals executed
system.cpu05.kern.callpal::rdps                   946      8.55%     79.14% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    8      0.07%     79.22% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    8      0.07%     79.29% # number of callpals executed
system.cpu05.kern.callpal::rti                    811      7.33%     86.62% # number of callpals executed
system.cpu05.kern.callpal::callsys                 60      0.54%     87.16% # number of callpals executed
system.cpu05.kern.callpal::rdunique              1421     12.84%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                11066                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             879                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               297                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               297                      
system.cpu05.kern.mode_good::user                 297                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.337884                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.505102                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     328267883500     71.47%     71.47% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       131022665000     28.53%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     68                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         1269626                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         475.484084                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          63892338                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         1269626                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           50.323747                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   475.484084                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.928680                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.928680                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       131592165                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      131592165                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     54729261                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      54729261                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      9145869                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      9145869                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         4332                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         4332                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         3849                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         3849                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     63875130                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       63875130                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     63875130                       # number of overall hits
system.cpu05.dcache.overall_hits::total      63875130                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       584394                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       584394                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       689597                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       689597                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          891                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         1095                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1095                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      1273991                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1273991                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      1273991                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1273991                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     55313655                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     55313655                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      9835466                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      9835466                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         5223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         5223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         4944                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         4944                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     65149121                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     65149121                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     65149121                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     65149121                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.010565                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.010565                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.070113                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.070113                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.170592                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.170592                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.221481                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.221481                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.019555                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.019555                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.019555                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.019555                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks      1159227                       # number of writebacks
system.cpu05.dcache.writebacks::total         1159227                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           35973                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         204360258                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           35973                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5680.934534                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    12.446947                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   499.553053                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.024310                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.975690                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       527377809                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      527377809                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    263634945                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     263634945                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    263634945                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      263634945                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    263634945                       # number of overall hits
system.cpu05.icache.overall_hits::total     263634945                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        35973                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        35973                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        35973                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        35973                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        35973                       # number of overall misses
system.cpu05.icache.overall_misses::total        35973                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    263670918                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    263670918                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    263670918                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    263670918                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    263670918                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    263670918                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000136                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000136                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        35973                       # number of writebacks
system.cpu05.icache.writebacks::total           35973                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    633                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    15614                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   2243     28.10%     28.10% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   453      5.68%     33.78% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   188      2.36%     36.13% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  5098     63.87%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               7982                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    2239     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    453      9.19%     54.59% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    188      3.81%     58.41% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   2051     41.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                4931                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           442044957500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              30941000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             300243500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       442398339000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.998217                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.402315                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.617765                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::17                       1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  17      0.20%      0.20% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  17      0.20%      0.40% # number of callpals executed
system.cpu06.kern.callpal::swpipl                6679     79.52%     79.93% # number of callpals executed
system.cpu06.kern.callpal::rdps                   913     10.87%     90.80% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    4      0.05%     90.84% # number of callpals executed
system.cpu06.kern.callpal::rdusp                    4      0.05%     90.89% # number of callpals executed
system.cpu06.kern.callpal::rti                    662      7.88%     98.77% # number of callpals executed
system.cpu06.kern.callpal::callsys                 16      0.19%     98.96% # number of callpals executed
system.cpu06.kern.callpal::rdunique                87      1.04%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 8399                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             679                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                28                      
system.cpu06.kern.mode_good::user                  28                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.041237                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.079208                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     452072833000     98.50%     98.50% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         6882172500      1.50%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     17                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           94528                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         346.952293                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           4169651                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           94528                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           44.110221                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   346.952293                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.677641                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.677641                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         8713821                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        8713821                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data      3111108                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       3111108                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data      1093390                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      1093390                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         2882                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         2882                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         2263                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         2263                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data      4204498                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        4204498                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data      4204498                       # number of overall hits
system.cpu06.dcache.overall_hits::total       4204498                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        91537                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        91537                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         5907                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         5907                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          412                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          412                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          815                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          815                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        97444                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        97444                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        97444                       # number of overall misses
system.cpu06.dcache.overall_misses::total        97444                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data      3202645                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      3202645                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data      1099297                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      1099297                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         3294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         3294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data      4301942                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      4301942                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data      4301942                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      4301942                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.028582                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.028582                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005373                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005373                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.125076                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.125076                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.264782                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.264782                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.022651                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.022651                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.022651                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.022651                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        38270                       # number of writebacks
system.cpu06.dcache.writebacks::total           38270                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            5602                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          14237815                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            5602                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         2541.559265                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        29464608                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       29464608                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst     14723901                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      14723901                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst     14723901                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       14723901                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst     14723901                       # number of overall hits
system.cpu06.icache.overall_hits::total      14723901                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         5602                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         5602                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         5602                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         5602                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         5602                       # number of overall misses
system.cpu06.icache.overall_misses::total         5602                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst     14729503                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     14729503                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst     14729503                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     14729503                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst     14729503                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     14729503                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000380                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000380                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000380                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000380                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000380                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000380                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         5602                       # number of writebacks
system.cpu06.icache.writebacks::total            5602                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    530                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    80721                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   2299     27.91%     27.91% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   453      5.50%     33.41% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   192      2.33%     35.74% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  5294     64.26%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               8238                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    2294     45.46%     45.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    453      8.98%     54.44% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    192      3.80%     58.24% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   2107     41.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                5046                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           442050888000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              22197000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              32087000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             309087500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       442414259500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.997825                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.397998                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.612527                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::71                       1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   5      0.05%      0.05% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  42      0.45%      0.51% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.01%      0.52% # number of callpals executed
system.cpu07.kern.callpal::swpipl                6831     73.67%     74.18% # number of callpals executed
system.cpu07.kern.callpal::rdps                   922      9.94%     84.13% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    5      0.05%     84.18% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    5      0.05%     84.23% # number of callpals executed
system.cpu07.kern.callpal::rti                    762      8.22%     92.45% # number of callpals executed
system.cpu07.kern.callpal::callsys                 22      0.24%     92.69% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.01%     92.70% # number of callpals executed
system.cpu07.kern.callpal::rdunique               677      7.30%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 9273                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             804                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               228                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               228                      
system.cpu07.kern.mode_good::user                 228                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.283582                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.441860                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     352789922000     76.88%     76.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       106119581000     23.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     42                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         1259434                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         452.380046                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          52204675                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         1259434                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           41.450902                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   452.380046                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.883555                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.883555                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       108179327                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      108179327                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     42037628                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      42037628                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     10149893                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     10149893                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         3576                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         3576                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         2981                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         2981                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     52187521                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       52187521                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     52187521                       # number of overall hits
system.cpu07.dcache.overall_hits::total      52187521                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       427941                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       427941                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       834893                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       834893                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          600                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          600                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          821                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          821                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      1262834                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1262834                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      1262834                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1262834                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     42465569                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     42465569                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     10984786                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     10984786                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         4176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         4176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         3802                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         3802                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     53450355                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     53450355                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     53450355                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     53450355                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.010077                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.010077                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.076004                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.076004                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.143678                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.143678                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.215939                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.215939                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.023626                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.023626                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.023626                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.023626                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks      1137023                       # number of writebacks
system.cpu07.dcache.writebacks::total         1137023                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements           32332                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.170512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         187359287                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           32332                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5794.856087                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2404051278000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    23.084641                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   488.085871                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.045087                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.953293                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998380                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       426961268                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      426961268                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    213432127                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     213432127                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    213432127                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      213432127                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    213432127                       # number of overall hits
system.cpu07.icache.overall_hits::total     213432127                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst        32338                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        32338                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst        32338                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        32338                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst        32338                       # number of overall misses
system.cpu07.icache.overall_misses::total        32338                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    213464465                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    213464465                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    213464465                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    213464465                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    213464465                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    213464465                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000151                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000151                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks        32332                       # number of writebacks
system.cpu07.icache.writebacks::total           32332                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    634                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    16705                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   2089     26.97%     26.97% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   453      5.85%     32.82% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   192      2.48%     35.30% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  5011     64.70%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               7745                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    2086     45.10%     45.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    453      9.79%     54.90% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    192      4.15%     59.05% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   1894     40.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                4625                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           442085077500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              32193500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             274630000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       442414098000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                0.998564                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.377968                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.597159                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::wripir                   5      0.06%      0.06% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  33      0.40%      0.47% # number of callpals executed
system.cpu08.kern.callpal::swpipl                6436     78.83%     79.30% # number of callpals executed
system.cpu08.kern.callpal::rdps                   929     11.38%     90.68% # number of callpals executed
system.cpu08.kern.callpal::wrusp                    3      0.04%     90.72% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    4      0.05%     90.76% # number of callpals executed
system.cpu08.kern.callpal::rti                    664      8.13%     98.90% # number of callpals executed
system.cpu08.kern.callpal::callsys                 13      0.16%     99.06% # number of callpals executed
system.cpu08.kern.callpal::rdunique                77      0.94%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 8164                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             697                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                24                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                24                      
system.cpu08.kern.mode_good::user                  24                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.034433                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.066574                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     452539506000     98.70%     98.70% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5978530500      1.30%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     33                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements          138764                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         388.861739                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3161504                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          138764                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           22.783316                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   388.861739                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.759496                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.759496                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         6793003                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        6793003                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data      2275169                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       2275169                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       902070                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       902070                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         2528                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         2528                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1777                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1777                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data      3177239                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        3177239                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data      3177239                       # number of overall hits
system.cpu08.dcache.overall_hits::total       3177239                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        65984                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        65984                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data        76605                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        76605                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          409                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          409                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          813                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          813                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data       142589                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       142589                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data       142589                       # number of overall misses
system.cpu08.dcache.overall_misses::total       142589                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data      2341153                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2341153                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       978675                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       978675                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         2937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         2937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         2590                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         2590                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data      3319828                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      3319828                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data      3319828                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      3319828                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.028184                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.028184                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.078274                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.078274                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.139258                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.139258                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.313900                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.313900                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.042951                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.042951                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.042951                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.042951                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        99770                       # number of writebacks
system.cpu08.dcache.writebacks::total           99770                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            6483                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          11645998                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            6483                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1796.390251                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        25948273                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       25948273                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst     12964412                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      12964412                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst     12964412                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       12964412                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst     12964412                       # number of overall hits
system.cpu08.icache.overall_hits::total      12964412                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         6483                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6483                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         6483                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6483                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         6483                       # number of overall misses
system.cpu08.icache.overall_misses::total         6483                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst     12970895                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     12970895                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst     12970895                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     12970895                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst     12970895                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     12970895                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000500                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000500                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000500                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000500                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000500                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000500                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         6483                       # number of writebacks
system.cpu08.icache.writebacks::total            6483                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    554                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    42531                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   2023     26.62%     26.62% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   453      5.96%     32.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   187      2.46%     35.04% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  4937     64.96%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               7600                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    2022     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    453     10.07%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    187      4.16%     59.17% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   1837     40.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                4499                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           442111295000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              22197000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              30851000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             249527000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       442413870000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                0.999506                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.372088                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.591974                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::wripir                   2      0.02%      0.02% # number of callpals executed
system.cpu09.kern.callpal::swpctx                   8      0.10%      0.12% # number of callpals executed
system.cpu09.kern.callpal::swpipl                6315     76.85%     76.97% # number of callpals executed
system.cpu09.kern.callpal::rdps                   912     11.10%     88.07% # number of callpals executed
system.cpu09.kern.callpal::wrusp                    1      0.01%     88.09% # number of callpals executed
system.cpu09.kern.callpal::rdusp                    1      0.01%     88.10% # number of callpals executed
system.cpu09.kern.callpal::rti                    645      7.85%     95.95% # number of callpals executed
system.cpu09.kern.callpal::callsys                  3      0.04%     95.98% # number of callpals executed
system.cpu09.kern.callpal::rdunique               330      4.02%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 8217                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             652                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                90                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                89                      
system.cpu09.kern.mode_good::user                  90                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.136503                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.241240                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     376553973500     82.13%     82.13% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        81948323500     17.87%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements          773398                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         427.993658                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          39165389                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          773398                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           50.640665                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   427.993658                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.835925                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.835925                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        80810492                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       80810492                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     33253963                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      33253963                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data      5981916                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      5981916                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         2330                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         2330                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1620                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     39235879                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       39235879                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     39235879                       # number of overall hits
system.cpu09.dcache.overall_hits::total      39235879                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data       267610                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       267610                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       508668                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       508668                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          378                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          378                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          733                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          733                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data       776278                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       776278                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data       776278                       # number of overall misses
system.cpu09.dcache.overall_misses::total       776278                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     33521573                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     33521573                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data      6490584                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      6490584                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         2708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         2708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         2353                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         2353                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     40012157                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     40012157                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     40012157                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     40012157                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.007983                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.007983                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.078370                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.078370                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.139586                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.139586                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.311517                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.311517                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019401                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019401                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019401                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019401                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       720917                       # number of writebacks
system.cpu09.dcache.writebacks::total          720917                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           16607                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         115522825                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           16607                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         6956.272957                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    22.767948                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   489.232052                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.044469                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.955531                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       329424543                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      329424543                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    164687361                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     164687361                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    164687361                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      164687361                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    164687361                       # number of overall hits
system.cpu09.icache.overall_hits::total     164687361                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        16607                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        16607                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        16607                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        16607                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        16607                       # number of overall misses
system.cpu09.icache.overall_misses::total        16607                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    164703968                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    164703968                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    164703968                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    164703968                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    164703968                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    164703968                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000101                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000101                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        16607                       # number of writebacks
system.cpu09.icache.writebacks::total           16607                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    634                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    12814                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   2264     27.78%     27.78% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   453      5.56%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   189      2.32%     35.65% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  5245     64.35%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               8151                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    2261     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    453      9.11%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    189      3.80%     58.35% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   2072     41.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                4975                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           442028943000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              31726500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             299946000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       442382812500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.998675                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.395043                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.610355                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::17                       1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                   3      0.04%      0.04% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  31      0.36%      0.40% # number of callpals executed
system.cpu10.kern.callpal::swpipl                6762     79.38%     79.78% # number of callpals executed
system.cpu10.kern.callpal::rdps                   934     10.97%     90.75% # number of callpals executed
system.cpu10.kern.callpal::wrusp                    3      0.04%     90.78% # number of callpals executed
system.cpu10.kern.callpal::rdusp                    3      0.04%     90.82% # number of callpals executed
system.cpu10.kern.callpal::rti                    747      8.77%     99.59% # number of callpals executed
system.cpu10.kern.callpal::callsys                  9      0.11%     99.69% # number of callpals executed
system.cpu10.kern.callpal::rdunique                26      0.31%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 8518                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             778                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               113                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               113                      
system.cpu10.kern.mode_good::user                 113                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.145244                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.253648                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2718328787000     99.70%     99.70% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         8226888500      0.30%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     31                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          183026                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         334.488955                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           5530380                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          183026                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           30.216363                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2460997670000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   109.062532                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   225.426423                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.213013                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.440286                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.653299                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         9809704                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        9809704                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      3290243                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       3290243                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data      1327164                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      1327164                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         3221                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         3221                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         2420                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         2420                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      4617407                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        4617407                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      4617407                       # number of overall hits
system.cpu10.dcache.overall_hits::total       4617407                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data       160921                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       160921                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data        26176                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        26176                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          463                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          463                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          808                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          808                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data       187097                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       187097                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data       187097                       # number of overall misses
system.cpu10.dcache.overall_misses::total       187097                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      3451164                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      3451164                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      1353340                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      1353340                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         3684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         3684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         3228                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         3228                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      4804504                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      4804504                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      4804504                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      4804504                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.046628                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.046628                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.019342                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.019342                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.125679                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.125679                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.250310                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.250310                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.038942                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.038942                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.038942                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.038942                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        89348                       # number of writebacks
system.cpu10.dcache.writebacks::total           89348                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            6593                       # number of replacements
system.cpu10.icache.tags.tagsinuse         486.080861                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          15122743                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            6593                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2293.757470                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   141.834757                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   344.246103                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.277021                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.672356                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.949377                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        35716737                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       35716737                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst     17848353                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      17848353                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst     17848353                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       17848353                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst     17848353                       # number of overall hits
system.cpu10.icache.overall_hits::total      17848353                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         6677                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6677                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         6677                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6677                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         6677                       # number of overall misses
system.cpu10.icache.overall_misses::total         6677                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst     17855030                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     17855030                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst     17855030                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     17855030                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst     17855030                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     17855030                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000374                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000374                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000374                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         6593                       # number of writebacks
system.cpu10.icache.writebacks::total            6593                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    632                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    18792                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   2553     29.13%     29.13% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   453      5.17%     34.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   192      2.19%     36.49% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  5567     63.51%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               8765                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    2546     45.91%     45.91% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    453      8.17%     54.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    192      3.46%     57.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   2355     42.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                5546                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           441978527500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              22197000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              32073000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             371320000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       442404117500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.997258                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.423029                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.632744                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::17                       3    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    3                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  17      0.18%      0.18% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  46      0.49%      0.68% # number of callpals executed
system.cpu11.kern.callpal::swpipl                7327     78.80%     79.48% # number of callpals executed
system.cpu11.kern.callpal::rdps                   945     10.16%     89.64% # number of callpals executed
system.cpu11.kern.callpal::wrusp                    7      0.08%     89.72% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    7      0.08%     89.79% # number of callpals executed
system.cpu11.kern.callpal::rti                    793      8.53%     98.32% # number of callpals executed
system.cpu11.kern.callpal::callsys                 23      0.25%     98.57% # number of callpals executed
system.cpu11.kern.callpal::rdunique               133      1.43%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 9298                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             839                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               160                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               160                      
system.cpu11.kern.mode_good::user                 160                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.190703                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.320320                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2715112933500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        11468149000      0.42%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     46                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements          253185                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         398.668280                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           7713921                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          253185                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           30.467528                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2334010704000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    35.902684                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   362.765596                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.070122                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.708527                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.778649                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        14678039                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       14678039                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data      4685507                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       4685507                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data      2258165                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2258165                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         4112                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         4112                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         3367                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         3367                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data      6943672                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        6943672                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data      6943672                       # number of overall hits
system.cpu11.dcache.overall_hits::total       6943672                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data       164487                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       164487                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data        93117                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        93117                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          651                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          651                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          872                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          872                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data       257604                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       257604                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data       257604                       # number of overall misses
system.cpu11.dcache.overall_misses::total       257604                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data      4849994                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      4849994                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data      2351282                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2351282                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         4763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         4763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         4239                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         4239                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data      7201276                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      7201276                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data      7201276                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      7201276                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.033915                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.033915                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.039603                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.039603                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.136679                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.136679                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.205709                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.205709                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.035772                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.035772                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.035772                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.035772                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       156015                       # number of writebacks
system.cpu11.dcache.writebacks::total          156015                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           10314                       # number of replacements
system.cpu11.icache.tags.tagsinuse         499.819271                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          26110979                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           10314                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2531.605488                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2523685451000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    82.984264                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   416.835006                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.162079                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.814131                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.976210                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        49246787                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       49246787                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst     24607792                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      24607792                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst     24607792                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       24607792                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst     24607792                       # number of overall hits
system.cpu11.icache.overall_hits::total      24607792                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        10401                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        10401                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        10401                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        10401                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        10401                       # number of overall misses
system.cpu11.icache.overall_misses::total        10401                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst     24618193                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     24618193                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst     24618193                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     24618193                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst     24618193                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     24618193                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000422                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000422                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000422                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000422                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000422                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000422                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        10314                       # number of writebacks
system.cpu11.icache.writebacks::total           10314                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    572                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    37224                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   2060     26.43%     26.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   453      5.81%     32.24% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   188      2.41%     34.65% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  5094     65.35%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               7795                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    2058     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    453      9.90%     54.90% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    188      4.11%     59.01% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   1875     40.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                4574                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           442078512000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              31179000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             279893500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       442411781500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.999029                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.368080                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.586786                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  18      0.21%      0.23% # number of callpals executed
system.cpu12.kern.callpal::swpipl                6506     77.40%     77.62% # number of callpals executed
system.cpu12.kern.callpal::rdps                   937     11.15%     88.77% # number of callpals executed
system.cpu12.kern.callpal::wrusp                    2      0.02%     88.79% # number of callpals executed
system.cpu12.kern.callpal::rdusp                    2      0.02%     88.82% # number of callpals executed
system.cpu12.kern.callpal::rti                    648      7.71%     96.53% # number of callpals executed
system.cpu12.kern.callpal::callsys                  4      0.05%     96.57% # number of callpals executed
system.cpu12.kern.callpal::rdunique               288      3.43%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 8406                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             666                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                74                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                74                      
system.cpu12.kern.mode_good::user                  74                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.111111                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.200000                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2664626176000     97.73%     97.73% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        61965607000      2.27%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     18                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          689426                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         421.929038                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          30768353                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          689426                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           44.628942                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2485731828500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   137.107461                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   284.821577                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.267788                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.556292                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.824080                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        61938472                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       61938472                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     25030997                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      25030997                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      4892088                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      4892088                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         2615                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         2615                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1686                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     29923085                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       29923085                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     29923085                       # number of overall hits
system.cpu12.dcache.overall_hits::total      29923085                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data       261944                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       261944                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data       431913                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       431913                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          423                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          423                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          765                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          765                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data       693857                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       693857                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data       693857                       # number of overall misses
system.cpu12.dcache.overall_misses::total       693857                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     25292941                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     25292941                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      5324001                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      5324001                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         3038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         3038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         2451                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         2451                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     30616942                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     30616942                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     30616942                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     30616942                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.010356                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.010356                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.081126                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.081126                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.139236                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.139236                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.312118                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.312118                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022663                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022663                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022663                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022663                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       642223                       # number of writebacks
system.cpu12.dcache.writebacks::total          642223                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           16538                       # number of replacements
system.cpu12.icache.tags.tagsinuse         477.628454                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          95026524                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           16538                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         5745.950175                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   207.407164                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   270.221290                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.405092                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.527776                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.932868                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       250173975                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      250173975                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    125062053                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     125062053                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    125062053                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      125062053                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    125062053                       # number of overall hits
system.cpu12.icache.overall_hits::total     125062053                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        16623                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        16623                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        16623                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        16623                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        16623                       # number of overall misses
system.cpu12.icache.overall_misses::total        16623                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    125078676                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    125078676                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    125078676                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    125078676                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    125078676                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    125078676                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000133                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000133                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        16538                       # number of writebacks
system.cpu12.icache.writebacks::total           16538                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    624                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    25342                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   2037     26.73%     26.73% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   453      5.94%     32.68% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   187      2.45%     35.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  4943     64.87%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               7620                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    2036     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    453     10.01%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    187      4.13%     59.13% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   1850     40.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                4526                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           442086599500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              31302000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             267277500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       442407376000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                0.999509                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.374267                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.593963                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                   2      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  19      0.23%      0.26% # number of callpals executed
system.cpu13.kern.callpal::swpipl                6335     78.22%     78.48% # number of callpals executed
system.cpu13.kern.callpal::rdps                   924     11.41%     89.89% # number of callpals executed
system.cpu13.kern.callpal::wrusp                    1      0.01%     89.90% # number of callpals executed
system.cpu13.kern.callpal::rdusp                    1      0.01%     89.91% # number of callpals executed
system.cpu13.kern.callpal::rti                    645      7.96%     97.88% # number of callpals executed
system.cpu13.kern.callpal::callsys                  4      0.05%     97.93% # number of callpals executed
system.cpu13.kern.callpal::rdunique               168      2.07%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 8099                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             664                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                20                      
system.cpu13.kern.mode_good::user                  20                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.030120                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.058480                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2712113397000     99.47%     99.47% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        14471158000      0.53%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     19                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          305104                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         418.669684                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8231392                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          305104                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           26.978971                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2417980124500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    97.896449                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   320.773235                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.191204                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.626510                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.817714                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        15697918                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       15697918                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data      5178891                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5178891                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data      2200737                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2200737                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         2637                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         2637                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1432                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1432                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data      7379628                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        7379628                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data      7379628                       # number of overall hits
system.cpu13.dcache.overall_hits::total       7379628                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        64863                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64863                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       244680                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       244680                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          336                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          336                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          936                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          936                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data       309543                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       309543                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data       309543                       # number of overall misses
system.cpu13.dcache.overall_misses::total       309543                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data      5243754                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      5243754                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data      2445417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2445417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         2973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         2973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         2368                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         2368                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data      7689171                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      7689171                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data      7689171                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      7689171                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.012370                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.012370                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.100057                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.100057                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.113017                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.113017                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.395270                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.395270                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.040257                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.040257                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.040257                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.040257                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       284574                       # number of writebacks
system.cpu13.dcache.writebacks::total          284574                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            7296                       # number of replacements
system.cpu13.icache.tags.tagsinuse         486.600027                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          24177086                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            7296                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3313.745340                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   159.648214                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   326.951813                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.311813                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.638578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.950391                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        59826784                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       59826784                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst     29902319                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      29902319                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst     29902319                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       29902319                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst     29902319                       # number of overall hits
system.cpu13.icache.overall_hits::total      29902319                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         7382                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         7382                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         7382                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         7382                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         7382                       # number of overall misses
system.cpu13.icache.overall_misses::total         7382                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst     29909701                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     29909701                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst     29909701                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     29909701                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst     29909701                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     29909701                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000247                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000247                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         7296                       # number of writebacks
system.cpu13.icache.writebacks::total            7296                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    622                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    36052                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   2546     29.20%     29.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   453      5.20%     34.40% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   195      2.24%     36.64% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  5524     63.36%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               8718                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    2541     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    453      8.18%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    195      3.52%     57.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   2352     42.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                5541                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           441978989500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              22197000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              31929500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             356252500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       442389368500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                0.998036                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.425778                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.635582                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::17                       3    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    3                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  20      0.22%      0.22% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  36      0.39%      0.61% # number of callpals executed
system.cpu14.kern.callpal::swpipl                7279     78.82%     79.43% # number of callpals executed
system.cpu14.kern.callpal::rdps                   929     10.06%     89.49% # number of callpals executed
system.cpu14.kern.callpal::wrusp                    5      0.05%     89.54% # number of callpals executed
system.cpu14.kern.callpal::rdusp                    5      0.05%     89.59% # number of callpals executed
system.cpu14.kern.callpal::rti                    794      8.60%     98.19% # number of callpals executed
system.cpu14.kern.callpal::callsys                 25      0.27%     98.46% # number of callpals executed
system.cpu14.kern.callpal::rdunique               142      1.54%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 9235                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             830                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               168                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel               168                      
system.cpu14.kern.mode_good::user                 168                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.202410                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.336673                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2707001959500     99.28%     99.28% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        19564720000      0.72%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          286395                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         376.347216                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          12085772                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          286395                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           42.199661                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2397568120000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    81.726694                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   294.620522                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.159622                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.575431                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.735053                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          443                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        23219881                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       23219881                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      8041542                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       8041542                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data      3121994                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      3121994                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         4360                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         4360                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         3345                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         3345                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     11163536                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       11163536                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     11163536                       # number of overall hits
system.cpu14.dcache.overall_hits::total      11163536                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       244863                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       244863                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data        46585                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        46585                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          660                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          660                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         1032                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1032                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       291448                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       291448                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       291448                       # number of overall misses
system.cpu14.dcache.overall_misses::total       291448                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      8286405                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      8286405                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data      3168579                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      3168579                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         5020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         5020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         4377                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         4377                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     11454984                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     11454984                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     11454984                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     11454984                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.029550                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.029550                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.014702                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.014702                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.131474                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.131474                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.235778                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.235778                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.025443                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.025443                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.025443                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.025443                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       122593                       # number of writebacks
system.cpu14.dcache.writebacks::total          122593                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           14071                       # number of replacements
system.cpu14.icache.tags.tagsinuse         491.533025                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          41889013                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           14071                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2976.974842                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2505299863500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   108.858340                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   382.674685                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.212614                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.747411                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.960025                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        81417860                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       81417860                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst     40687693                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      40687693                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst     40687693                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       40687693                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst     40687693                       # number of overall hits
system.cpu14.icache.overall_hits::total      40687693                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        14158                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        14158                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        14158                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        14158                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        14158                       # number of overall misses
system.cpu14.icache.overall_misses::total        14158                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst     40701851                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     40701851                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst     40701851                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     40701851                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst     40701851                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     40701851                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000348                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000348                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000348                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000348                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000348                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        14071                       # number of writebacks
system.cpu14.icache.writebacks::total           14071                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    633                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    19678                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   2341     26.95%     26.95% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   453      5.22%     32.17% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   369      4.25%     36.42% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  5522     63.58%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               8685                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    2338     42.61%     42.61% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    453      8.26%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    369      6.72%     57.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   2327     42.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                5487                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           442055298000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              22197000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              37116500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             294612500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       442409224000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.998718                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.421405                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.631779                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                   5      0.05%      0.05% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  27      0.30%      0.35% # number of callpals executed
system.cpu15.kern.callpal::swpipl                7387     80.81%     81.16% # number of callpals executed
system.cpu15.kern.callpal::rdps                   932     10.20%     91.36% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    3      0.03%     91.39% # number of callpals executed
system.cpu15.kern.callpal::rdusp                    3      0.03%     91.42% # number of callpals executed
system.cpu15.kern.callpal::rti                    655      7.17%     98.59% # number of callpals executed
system.cpu15.kern.callpal::callsys                 10      0.11%     98.70% # number of callpals executed
system.cpu15.kern.callpal::rdunique               119      1.30%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 9141                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             682                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                20                      
system.cpu15.kern.mode_good::user                  20                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.029326                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.056980                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2717853527500     99.68%     99.68% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         8732968500      0.32%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     27                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          194666                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         465.629619                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           5449590                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          194666                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           27.994565                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2440537217000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    64.632999                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   400.996621                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.126236                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.783197                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.909433                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         9894818                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        9894818                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data      3257592                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       3257592                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data      1384686                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      1384686                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         2650                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         2650                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1575                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1575                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data      4642278                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        4642278                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data      4642278                       # number of overall hits
system.cpu15.dcache.overall_hits::total       4642278                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        51842                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        51842                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       147995                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       147995                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          598                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          598                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1138                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1138                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data       199837                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       199837                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data       199837                       # number of overall misses
system.cpu15.dcache.overall_misses::total       199837                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data      3309434                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      3309434                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data      1532681                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      1532681                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         3248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         3248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         2713                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         2713                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data      4842115                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      4842115                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data      4842115                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      4842115                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.015665                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.015665                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.096560                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.096560                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.184113                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.184113                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.419462                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.419462                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.041271                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.041271                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.041271                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.041271                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       179070                       # number of writebacks
system.cpu15.dcache.writebacks::total          179070                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            7870                       # number of replacements
system.cpu15.icache.tags.tagsinuse         488.201318                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          18011574                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            7870                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         2288.637103                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   156.813852                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   331.387466                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.306277                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.647241                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.953518                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        37319344                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       37319344                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst     18647747                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      18647747                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst     18647747                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       18647747                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst     18647747                       # number of overall hits
system.cpu15.icache.overall_hits::total      18647747                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         7950                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         7950                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         7950                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         7950                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         7950                       # number of overall misses
system.cpu15.icache.overall_misses::total         7950                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst     18655697                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     18655697                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst     18655697                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     18655697                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst     18655697                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     18655697                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000426                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000426                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000426                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000426                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000426                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000426                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         7870                       # number of writebacks
system.cpu15.icache.writebacks::total            7870                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  96                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   835584                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        108                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1221                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1221                       # Transaction distribution
system.iobus.trans_dist::WriteReq               27470                       # Transaction distribution
system.iobus.trans_dist::WriteResp              27470                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        27076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        31184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   57382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       108304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1629                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          775                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       111741                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       835928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       835928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   947669                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                13099                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13099                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               117891                       # Number of tag accesses
system.iocache.tags.data_accesses              117891                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        13056                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        13056                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13056                       # number of writebacks
system.iocache.writebacks::total                13056                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6171429                       # number of replacements
system.l2.tags.tagsinuse                  3861.480219                       # Cycle average of tags in use
system.l2.tags.total_refs                    15773727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6171429                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.555928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2244.364869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     6.228599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     7.408884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst    10.739216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data   169.379787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    89.889386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   414.524025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    51.306704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   489.448734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     4.012454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    62.296555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    11.992882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    39.451764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.710847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    16.284342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     6.382732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data    43.334027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     1.142916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     8.242750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     3.581044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    14.988413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.954734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data    36.448172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     1.639882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data    33.622521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     2.427613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     9.148900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     1.790759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     3.917887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     2.827627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data    67.555464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     1.355353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     4.080378                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.547941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.001521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.001809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.002622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.041352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.021946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.101202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.012526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.119494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.015209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.002928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.009632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.003976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.001558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.010580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.002012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.003659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.008898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.008209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.002234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.016493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 250254071                       # Number of tag accesses
system.l2.tags.data_accesses                250254071                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     11451062                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11451062                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       381793                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           381793                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data           63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data          152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data          244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data           35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  842                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                256                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data       254474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data       477270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data       373962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data      1296079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        11437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data       397579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data         1827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data       519826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data        54790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data       291308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data         6381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data        58576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data       204182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data       183606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data        15811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data       123085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4270193                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         9669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        26639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       208976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst        94694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         6296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst        25049                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         3259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst        22587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         4037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst        12247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         5434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         7347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst        11510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         5671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         9358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         5927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             458700                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data       122877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data       622918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       634995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data      1285981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data        66974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       530150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data        29221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       355098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        40356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data       241330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        50425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data        59509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data       236080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data        53470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data        86839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data        42647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4458870                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         9669                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data       377351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        26639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data      1100188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       208976                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data      1008957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst        94694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data      2582060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         6296                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data        78411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst        25049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       927729                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         3259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data        31048                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst        22587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       874924                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         4037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        95146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst        12247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data       532638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         5434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        56806                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         7347                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       118085                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst        11510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       440262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         5671                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       237076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         9358                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       102650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         5927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       165732                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9187763                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         9669                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data       377351                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        26639                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data      1100188                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       208976                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data      1008957                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst        94694                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data      2582060                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         6296                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data        78411                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst        25049                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       927729                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         3259                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data        31048                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst        22587                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       874924                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         4037                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        95146                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst        12247                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data       532638                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         5434                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        56806                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         7347                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       118085                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst        11510                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       440262                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         5671                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       237076                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         9358                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       102650                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         5927                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       165732                       # number of overall hits
system.l2.overall_hits::total                 9187763                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         1729                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          426                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          592                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          487                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          857                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          560                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          553                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          884                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          738                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data         1428                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              11701                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          676                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          193                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          310                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          179                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          365                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          300                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          245                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          265                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          265                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          253                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          262                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          452                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          453                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          430                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5166                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data       143114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data       298975                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       554966                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data       924270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data        29078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data       290505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         3348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data       313980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data        20754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data       216705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data        18900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data        33342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data       226860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data        59920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data        29530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data        22766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3187013                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         7124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst         7901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst       147084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst        49731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         4117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst        10924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         2343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst         9751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst         4360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst         1243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst         3054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst         5113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst         1711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst         4800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst         2023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           263725                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data        13069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data        31865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       909883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data       752730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       110702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data        48725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data        59849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data        69220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data        21627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data        21613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data       105051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data        98970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data        19889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data         6931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data       152661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data         3687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2426472                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         7124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data       156183                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst         7901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data       330840                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst       147084                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data      1464849                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst        49731                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data      1677000                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         4117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       139780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst        10924                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       339230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         2343                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data        63197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst         9751                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data       383200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data        42381                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst         4360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data       238318                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst         1243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data       123951                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst         3054                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data       132312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst         5113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data       246749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst         1711                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data        66851                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst         4800                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data       182191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst         2023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data        26453                       # number of demand (read+write) misses
system.l2.demand_misses::total                5877210                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         7124                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data       156183                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst         7901                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data       330840                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst       147084                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data      1464849                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst        49731                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data      1677000                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         4117                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       139780                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst        10924                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       339230                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         2343                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data        63197                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst         9751                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data       383200                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2446                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data        42381                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst         4360                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data       238318                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst         1243                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data       123951                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst         3054                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data       132312                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst         5113                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data       246749                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst         1711                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data        66851                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst         4800                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data       182191                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst         2023                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data        26453                       # number of overall misses
system.l2.overall_misses::total               5877210                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     11451062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11451062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       381793                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       381793                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         1792                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          744                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data         1230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          897                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          534                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          582                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         1452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12543                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          736                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          355                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          222                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          380                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          249                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          457                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          456                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5422                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data       397588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data       776245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       928928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data      2220349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        40515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data       688084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         5175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data       833806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data        75544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data       508013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data        25281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data        91918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data       431042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data       243526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data        45341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data       145851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7457206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst        16793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        34540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       356060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst       144425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst        10413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        35973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         5602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst        32338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         6483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst        16607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         6677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst        10401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst        16623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         7382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst        14158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         7950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         722425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data       135946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data       654783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data      1544878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data      2038711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       177676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       578875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data        89070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       424318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data        61983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data       262943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       155476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data       158479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data       255969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data        60401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       239500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data        46334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6885342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst        16793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data       533534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        34540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data      1431028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       356060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data      2473806                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst       144425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data      4259060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst        10413                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       218191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        35973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data      1266959                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         5602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        94245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst        32338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data      1258124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         6483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data       137527                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst        16607                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data       770956                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         6677                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       180757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst        10401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data       250397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst        16623                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data       687011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         7382                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data       303927                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst        14158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       284841                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         7950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data       192185                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15064973                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst        16793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data       533534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        34540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data      1431028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       356060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data      2473806                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst       144425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data      4259060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst        10413                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       218191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        35973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data      1266959                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         5602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        94245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst        32338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data      1258124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         6483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data       137527                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst        16607                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data       770956                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         6677                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       180757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst        10401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data       250397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst        16623                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data       687011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         7382                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data       303927                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst        14158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       284841                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         7950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data       192185                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15064973                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.964844                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.904459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.795699                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.801626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.932950                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.955407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.967185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.949219                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.925094                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.985972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.912801                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.950172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.943074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.988814                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.959688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.983471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932871                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.918478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.877273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.873239                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.806306                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.929577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.960526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.990099                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.983936                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.974265                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.988806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.969466                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.969349                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.992424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.989059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.993421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.993072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.952785                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.359956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.385155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.597426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.416272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.717709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.422194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.646957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.376562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.274727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.426574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.747597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.362736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.526306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.246052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.651287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.156091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.427374                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.424224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.228749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.413088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.344338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.395371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.303672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.418243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.301534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.377294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.262540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.186161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.293626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.307586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.231780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.339031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.254465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.365055                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.096134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.048665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.588968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.369219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.623055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.084172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.671932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.163132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.348918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.082197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.675673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.624499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.077701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.114750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.637415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.079574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.352411                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.424224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.292733                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.228749                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.231190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.413088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.592144                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.344338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.393749                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.395371                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.640631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.303672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.267751                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.418243                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.670561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.301534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.304580                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.377294                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.308165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.262540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.309120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.186161                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.685733                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.293626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.528409                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.307586                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.359163                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.231780                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.219957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.339031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.639624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.254465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.137643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.390124                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.424224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.292733                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.228749                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.231190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.413088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.592144                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.344338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.393749                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.395371                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.640631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.303672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.267751                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.418243                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.670561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.301534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.304580                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.377294                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.308165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.262540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.309120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.186161                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.685733                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.293626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.528409                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.307586                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.359163                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.231780                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.219957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.339031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.639624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.254465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.137643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.390124                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3908553                       # number of writebacks
system.l2.writebacks::total                   3908553                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1178                       # Transaction distribution
system.membus.trans_dist::ReadResp            2691418                       # Transaction distribution
system.membus.trans_dist::WriteReq              14414                       # Transaction distribution
system.membus.trans_dist::WriteResp             14414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3921609                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1793031                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            18873                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          18845                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           17384                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3192432                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3186496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2690240                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13056                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        13056                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        39254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        39254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        31184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17516008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17547192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17586446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       111741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    626255744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    626367485                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               627205821                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          11663749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                11663749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11663749                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           10714219                       # DTB read hits
system.switch_cpus00.dtb.read_misses             7592                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       10390694                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           4350587                       # DTB write hits
system.switch_cpus00.dtb.write_misses           21074                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       4202403                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           15064806                       # DTB hits
system.switch_cpus00.dtb.data_misses            28666                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       14593097                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          58025128                       # ITB hits
system.switch_cpus00.itb.fetch_misses              53                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      58025181                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              883184773                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          59346604                       # Number of instructions committed
system.switch_cpus00.committedOps            59346604                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     48183448                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     11496184                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            366802                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      6318830                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           48183448                       # number of integer instructions
system.switch_cpus00.num_fp_insts            11496184                       # number of float instructions
system.switch_cpus00.num_int_register_reads     77763881                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     33977313                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     12422493                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes      9680402                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            15097471                       # number of memory refs
system.switch_cpus00.num_load_insts          10725091                       # Number of load instructions
system.switch_cpus00.num_store_insts          4372380                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     823810388.356350                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     59374384.643650                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.067228                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.932772                       # Percentage of idle cycles
system.switch_cpus00.Branches                 6934443                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      4119070      6.94%      6.94% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        33029007     55.63%     62.56% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           9512      0.02%     62.58% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     62.58% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd       4598975      7.75%     70.33% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       1421243      2.39%     72.72% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     72.72% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult       704622      1.19%     73.91% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv           279      0.00%     73.91% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt        48725      0.08%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       10736379     18.08%     92.07% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       4373300      7.37%     99.44% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       334158      0.56%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         59375270                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           93901133                       # DTB read hits
system.switch_cpus01.dtb.read_misses            13013                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       93676220                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          12261517                       # DTB write hits
system.switch_cpus01.dtb.write_misses           36401                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      12182903                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          106162650                       # DTB hits
system.switch_cpus01.dtb.data_misses            49414                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      105859123                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         437117268                       # ITB hits
system.switch_cpus01.itb.fetch_misses              54                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     437117322                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              884828927                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         438031429                       # Number of instructions committed
system.switch_cpus01.committedOps           438031429                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    358639216                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     93166413                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           1458899                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     52821589                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          358639216                       # number of integer instructions
system.switch_cpus01.num_fp_insts            93166413                       # number of float instructions
system.switch_cpus01.num_int_register_reads    580172323                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    268259523                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     97329763                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     78002966                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           106217670                       # number of memory refs
system.switch_cpus01.num_load_insts          93919076                       # Number of load instructions
system.switch_cpus01.num_store_insts         12298594                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     445935225.533340                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     438893701.466660                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.496021                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.503979                       # Percentage of idle cycles
system.switch_cpus01.Branches                55672321                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     23613680      5.39%      5.39% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       253318067     57.82%     63.21% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          12654      0.00%     63.22% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      37686218      8.60%     71.82% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      13077829      2.99%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     74.81% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      3379870      0.77%     75.58% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv           478      0.00%     75.58% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt       235724      0.05%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       93924250     21.44%     97.07% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      12298604      2.81%     99.88% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       533469      0.12%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        438080843                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           89647713                       # DTB read hits
system.switch_cpus02.dtb.read_misses            20541                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       88357703                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          43834177                       # DTB write hits
system.switch_cpus02.dtb.write_misses            5667                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  1                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      41883242                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          133481890                       # DTB hits
system.switch_cpus02.dtb.data_misses            26208                       # DTB misses
system.switch_cpus02.dtb.data_acv                   1                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      130240945                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         481064503                       # ITB hits
system.switch_cpus02.itb.fetch_misses            7653                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     481072156                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              883189751                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         488820731                       # Number of instructions committed
system.switch_cpus02.committedOps           488820731                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    376787282                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    104811315                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           6290981                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     38618600                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          376787282                       # number of integer instructions
system.switch_cpus02.num_fp_insts           104811315                       # number of float instructions
system.switch_cpus02.num_int_register_reads    628727069                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    270885899                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    128126184                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes     89670666                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           133665555                       # number of memory refs
system.switch_cpus02.num_load_insts          89821754                       # Number of load instructions
system.switch_cpus02.num_store_insts         43843801                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     394335287.623051                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     488854463.376949                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.553510                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.446490                       # Percentage of idle cycles
system.switch_cpus02.Branches                46705575                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     38392468      7.85%      7.85% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       238827030     48.86%     56.71% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        3254649      0.67%     57.37% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     57.37% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd      49073354     10.04%     67.41% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       9734364      1.99%     69.40% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       1533438      0.31%     69.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     12306695      2.52%     72.24% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       1239856      0.25%     72.49% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt        91401      0.02%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       89979150     18.41%     90.91% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      43848492      8.97%     99.88% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       566043      0.12%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        488846940                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          140987169                       # DTB read hits
system.switch_cpus03.dtb.read_misses           129015                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      139923816                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          41928604                       # DTB write hits
system.switch_cpus03.dtb.write_misses           90709                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      39091778                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          182915773                       # DTB hits
system.switch_cpus03.dtb.data_misses           219724                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      179015594                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         685347885                       # ITB hits
system.switch_cpus03.itb.fetch_misses             974                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     685348859                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              884828883                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         693733886                       # Number of instructions committed
system.switch_cpus03.committedOps           693733886                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    559100583                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses    151630645                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           4009411                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     71873702                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          559100583                       # number of integer instructions
system.switch_cpus03.num_fp_insts           151630645                       # number of float instructions
system.switch_cpus03.num_int_register_reads    923725344                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    403026964                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads    168473354                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    128383993                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           183163864                       # number of memory refs
system.switch_cpus03.num_load_insts         141141639                       # Number of load instructions
system.switch_cpus03.num_store_insts         42022225                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     189586502.809803                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     695242380.190197                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.785737                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.214263                       # Percentage of idle cycles
system.switch_cpus03.Branches                78517313                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     41028199      5.91%      5.91% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       374184370     53.92%     59.83% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         334346      0.05%     59.88% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     59.88% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd      62103097      8.95%     68.83% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      17571162      2.53%     71.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       1798384      0.26%     71.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     10183217      1.47%     73.09% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        717326      0.10%     73.19% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt       485840      0.07%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     73.26% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      141186173     20.35%     93.61% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      42025005      6.06%     99.66% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      2336491      0.34%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        693953610                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits            3756363                       # DTB read hits
system.switch_cpus04.dtb.read_misses             4160                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses        3475347                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           1650159                       # DTB write hits
system.switch_cpus04.dtb.write_misses             535                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       1323117                       # DTB write accesses
system.switch_cpus04.dtb.data_hits            5406522                       # DTB hits
system.switch_cpus04.dtb.data_misses             4695                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses        4798464                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          17814331                       # ITB hits
system.switch_cpus04.itb.fetch_misses              82                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      17814413                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              884766254                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          19268748                       # Number of instructions committed
system.switch_cpus04.committedOps            19268748                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     14421078                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses      5583622                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            291017                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      1224894                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           14421078                       # number of integer instructions
system.switch_cpus04.num_fp_insts             5583622                       # number of float instructions
system.switch_cpus04.num_int_register_reads     26724091                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     10332724                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads      7396289                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes      4816660                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs             5414458                       # number of memory refs
system.switch_cpus04.num_load_insts           3762400                       # Number of load instructions
system.switch_cpus04.num_store_insts          1652058                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     865458949.075875                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     19307304.924125                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.021822                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.978178                       # Percentage of idle cycles
system.switch_cpus04.Branches                 1671555                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass       873830      4.53%      4.53% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu         8726462     45.28%     49.81% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           4954      0.03%     49.84% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     49.84% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd       2537909     13.17%     63.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        569999      2.96%     65.96% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt        329099      1.71%     67.67% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult       606113      3.14%     70.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv         88853      0.46%     71.28% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt        19878      0.10%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     71.38% # Class of executed instruction
system.switch_cpus04.op_class::MemRead        3770884     19.57%     90.94% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       1652381      8.57%     99.52% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        93081      0.48%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         19273443                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           55312551                       # DTB read hits
system.switch_cpus05.dtb.read_misses            18453                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       55012262                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           9841231                       # DTB write hits
system.switch_cpus05.dtb.write_misses           32374                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       9619166                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           65153782                       # DTB hits
system.switch_cpus05.dtb.data_misses            50827                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       64631428                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         262178139                       # ITB hits
system.switch_cpus05.itb.fetch_misses             280                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     262178419                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              884829026                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         263620091                       # Number of instructions committed
system.switch_cpus05.committedOps           263620091                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    215382119                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     55889222                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           1044971                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     30524645                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          215382119                       # number of integer instructions
system.switch_cpus05.num_fp_insts            55889222                       # number of float instructions
system.switch_cpus05.num_int_register_reads    348987591                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    159409168                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     58806083                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     46886467                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            65211813                       # number of memory refs
system.switch_cpus05.num_load_insts          55337331                       # Number of load instructions
system.switch_cpus05.num_store_insts          9874482                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     620668852.536434                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     264160173.463566                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.298544                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.701456                       # Percentage of idle cycles
system.switch_cpus05.Branches                32444401                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     14734506      5.59%      5.59% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       150504473     57.08%     62.67% # Class of executed instruction
system.switch_cpus05.op_class::IntMult          39763      0.02%     62.68% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     62.68% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd      22528108      8.54%     71.23% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp       7489442      2.84%     74.07% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt           568      0.00%     74.07% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      2418523      0.92%     74.99% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv         18261      0.01%     74.99% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt       160227      0.06%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       55345903     20.99%     96.04% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       9874618      3.75%     99.79% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       556526      0.21%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        263670918                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits            3205169                       # DTB read hits
system.switch_cpus06.dtb.read_misses             6442                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses        3005277                       # DTB read accesses
system.switch_cpus06.dtb.write_hits           1103184                       # DTB write hits
system.switch_cpus06.dtb.write_misses              79                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses        989012                       # DTB write accesses
system.switch_cpus06.dtb.data_hits            4308353                       # DTB hits
system.switch_cpus06.dtb.data_misses             6521                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses        3994289                       # DTB accesses
system.switch_cpus06.itb.fetch_hits          13880432                       # ITB hits
system.switch_cpus06.itb.fetch_misses              53                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses      13880485                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              884797353                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts          14722982                       # Number of instructions committed
system.switch_cpus06.committedOps            14722982                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses     11305166                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses      4086236                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            183019                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      1125100                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts           11305166                       # number of integer instructions
system.switch_cpus06.num_fp_insts             4086236                       # number of float instructions
system.switch_cpus06.num_int_register_reads     20060870                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes      8029467                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads      5062719                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes      3520820                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs             4316353                       # number of memory refs
system.switch_cpus06.num_load_insts           3212381                       # Number of load instructions
system.switch_cpus06.num_store_insts          1103972                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     870041615.034984                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     14755737.965017                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.016677                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.983323                       # Percentage of idle cycles
system.switch_cpus06.Branches                 1403537                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass       701836      4.76%      4.76% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu         6811861     46.25%     51.01% # Class of executed instruction
system.switch_cpus06.op_class::IntMult          24131      0.16%     51.18% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     51.18% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd       1731622     11.76%     62.93% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp        343362      2.33%     65.26% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt        160726      1.09%     66.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult       456195      3.10%     69.45% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv         60485      0.41%     69.86% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt        13118      0.09%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus06.op_class::MemRead        3218476     21.85%     91.80% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite       1104005      7.50%     99.30% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       103686      0.70%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         14729503                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           42462506                       # DTB read hits
system.switch_cpus07.dtb.read_misses            30827                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       42253447                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          10989558                       # DTB write hits
system.switch_cpus07.dtb.write_misses           39872                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      10806168                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           53452064                       # DTB hits
system.switch_cpus07.dtb.data_misses            70699                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       53059615                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         212361067                       # ITB hits
system.switch_cpus07.itb.fetch_misses             104                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     212361171                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              884829047                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         213393766                       # Number of instructions committed
system.switch_cpus07.committedOps           213393766                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    173123228                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     44712507                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           1061124                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     23855192                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          173123228                       # number of integer instructions
system.switch_cpus07.num_fp_insts            44712507                       # number of float instructions
system.switch_cpus07.num_int_register_reads    280765513                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    125303588                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     47694232                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     37691466                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            53530778                       # number of memory refs
system.switch_cpus07.num_load_insts          42500572                       # Number of load instructions
system.switch_cpus07.num_store_insts         11030206                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     670968723.456151                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     213860323.543849                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.241697                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.758303                       # Percentage of idle cycles
system.switch_cpus07.Branches                25661381                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     13278483      6.22%      6.22% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       119609883     56.03%     62.25% # Class of executed instruction
system.switch_cpus07.op_class::IntMult          51556      0.02%     62.28% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd      17906792      8.39%     70.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp       5663710      2.65%     73.32% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt          2032      0.00%     73.32% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      2482093      1.16%     74.48% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv         22231      0.01%     74.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt       161290      0.08%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       42507156     19.91%     94.48% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      11030320      5.17%     99.65% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       748919      0.35%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        213464465                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits            2343134                       # DTB read hits
system.switch_cpus08.dtb.read_misses             4133                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses        2128135                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            982144                       # DTB write hits
system.switch_cpus08.dtb.write_misses            3715                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses        869949                       # DTB write accesses
system.switch_cpus08.dtb.data_hits            3325278                       # DTB hits
system.switch_cpus08.dtb.data_misses             7848                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses        2998084                       # DTB accesses
system.switch_cpus08.itb.fetch_hits          12071819                       # ITB hits
system.switch_cpus08.itb.fetch_misses              48                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses      12071867                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              884829151                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts          12963047                       # Number of instructions committed
system.switch_cpus08.committedOps            12963047                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     10796375                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses      2111375                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            118689                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts      1315470                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           10796375                       # number of integer instructions
system.switch_cpus08.num_fp_insts             2111375                       # number of float instructions
system.switch_cpus08.num_int_register_reads     17553830                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      7909503                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads      2573122                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes      1801991                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs             3334831                       # number of memory refs
system.switch_cpus08.num_load_insts           2348223                       # Number of load instructions
system.switch_cpus08.num_store_insts           986608                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     871834762.728507                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     12994388.271493                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.014686                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.985314                       # Percentage of idle cycles
system.switch_cpus08.Branches                 1512459                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass       723841      5.58%      5.58% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         7367116     56.80%     62.38% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           4373      0.03%     62.41% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.41% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd        900515      6.94%     69.35% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        240330      1.85%     71.21% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt         69221      0.53%     71.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult       188272      1.45%     73.19% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv         11811      0.09%     73.28% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt         9123      0.07%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus08.op_class::MemRead        2353527     18.14%     91.50% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        986630      7.61%     99.10% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       116136      0.90%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total         12970895                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           33520939                       # DTB read hits
system.switch_cpus09.dtb.read_misses             9180                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses       33350417                       # DTB read accesses
system.switch_cpus09.dtb.write_hits           6493906                       # DTB write hits
system.switch_cpus09.dtb.write_misses           24469                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses       6421240                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           40014845                       # DTB hits
system.switch_cpus09.dtb.data_misses            33649                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses       39771657                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         164008206                       # ITB hits
system.switch_cpus09.itb.fetch_misses              25                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     164008231                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              884829071                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         164670319                       # Number of instructions committed
system.switch_cpus09.committedOps           164670319                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    134223333                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses     34340344                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            680719                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     19084924                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          134223333                       # number of integer instructions
system.switch_cpus09.num_fp_insts            34340344                       # number of float instructions
system.switch_cpus09.num_int_register_reads    217047279                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes     98950140                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads     36302413                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes     28870752                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            40052502                       # number of memory refs
system.switch_cpus09.num_load_insts          33533461                       # Number of load instructions
system.switch_cpus09.num_store_insts          6519041                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     719819864.648526                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     165009206.351474                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.186487                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.813513                       # Percentage of idle cycles
system.switch_cpus09.Branches                20348031                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass      9755612      5.92%      5.92% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        94409323     57.32%     63.24% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           8864      0.01%     63.25% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     63.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd      13866633      8.42%     71.67% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp       4580790      2.78%     74.45% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     74.45% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult      1543818      0.94%     75.39% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv           324      0.00%     75.39% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt       107580      0.07%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       33538404     20.36%     95.82% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite       6519048      3.96%     99.77% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       373572      0.23%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        164703968                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            3454351                       # DTB read hits
system.switch_cpus10.dtb.read_misses             3305                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses        3184630                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           1357655                       # DTB write hits
system.switch_cpus10.dtb.write_misses             321                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses       1125442                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            4812006                       # DTB hits
system.switch_cpus10.dtb.data_misses             3626                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses        4310072                       # DTB accesses
system.switch_cpus10.itb.fetch_hits          16574796                       # ITB hits
system.switch_cpus10.itb.fetch_misses              28                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses      16574824                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              884766259                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts          17851404                       # Number of instructions committed
system.switch_cpus10.committedOps            17851404                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     13311217                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses      5183814                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            273161                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      1183672                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           13311217                       # number of integer instructions
system.switch_cpus10.num_fp_insts             5183814                       # number of float instructions
system.switch_cpus10.num_int_register_reads     24745365                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      9665484                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads      6968513                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes      4505254                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             4816867                       # number of memory refs
system.switch_cpus10.num_load_insts           3458153                       # Number of load instructions
system.switch_cpus10.num_store_insts          1358714                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     866879958.448142                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     17886300.551858                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.020216                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.979784                       # Percentage of idle cycles
system.switch_cpus10.Branches                 1605983                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass       795324      4.45%      4.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         8247236     46.19%     50.64% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           4347      0.02%     50.67% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     50.67% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd       2364869     13.24%     63.91% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp        542954      3.04%     66.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt        313786      1.76%     68.71% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult       581701      3.26%     71.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv         86810      0.49%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt        18859      0.11%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        3464205     19.40%     91.96% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       1358820      7.61%     99.57% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        76119      0.43%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         17855030                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits            4853584                       # DTB read hits
system.switch_cpus11.dtb.read_misses             5326                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses        4537434                       # DTB read accesses
system.switch_cpus11.dtb.write_hits           2356643                       # DTB write hits
system.switch_cpus11.dtb.write_misses            3466                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses       2075177                       # DTB write accesses
system.switch_cpus11.dtb.data_hits            7210227                       # DTB hits
system.switch_cpus11.dtb.data_misses             8792                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses        6612611                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          23065375                       # ITB hits
system.switch_cpus11.itb.fetch_misses              57                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      23065432                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              884808909                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts          24609401                       # Number of instructions committed
system.switch_cpus11.committedOps            24609401                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses     18762824                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses      6742051                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            298048                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts      1658010                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts           18762824                       # number of integer instructions
system.switch_cpus11.num_fp_insts             6742051                       # number of float instructions
system.switch_cpus11.num_int_register_reads     33995211                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     13083832                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads      8556298                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes      5781017                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs             7220992                       # number of memory refs
system.switch_cpus11.num_load_insts           4860083                       # Number of load instructions
system.switch_cpus11.num_store_insts          2360909                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     860146150.914096                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     24662758.085904                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.027874                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.972126                       # Percentage of idle cycles
system.switch_cpus11.Branches                 2122464                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass      1270183      5.16%      5.16% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        11239862     45.66%     50.82% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          22298      0.09%     50.91% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     50.91% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd       2947096     11.97%     62.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp        618538      2.51%     65.39% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt        313837      1.27%     66.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult       721188      2.93%     69.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv        103741      0.42%     70.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt        21647      0.09%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     70.10% # Class of executed instruction
system.switch_cpus11.op_class::MemRead        4867633     19.77%     89.88% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite       2361067      9.59%     99.47% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       131103      0.53%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         24618193                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           25293073                       # DTB read hits
system.switch_cpus12.dtb.read_misses             7415                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       25047300                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           5327603                       # DTB write hits
system.switch_cpus12.dtb.write_misses           20711                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       5229280                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           30620676                       # DTB hits
system.switch_cpus12.dtb.data_misses            28126                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       30276580                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         124044622                       # ITB hits
system.switch_cpus12.itb.fetch_misses              51                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     124044673                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              884829089                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         125050550                       # Number of instructions committed
system.switch_cpus12.committedOps           125050550                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    101800288                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     26101281                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            556282                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     14401836                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          101800288                       # number of integer instructions
system.switch_cpus12.num_fp_insts            26101281                       # number of float instructions
system.switch_cpus12.num_int_register_reads    164720258                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     74669494                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     27660198                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     21932428                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            30652404                       # number of memory refs
system.switch_cpus12.num_load_insts          25303394                       # Number of load instructions
system.switch_cpus12.num_store_insts          5349010                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     759518727.577033                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     125310361.422967                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.141621                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.858379                       # Percentage of idle cycles
system.switch_cpus12.Branches                15411956                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      7492492      5.99%      5.99% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        71307677     57.01%     63.00% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           8860      0.01%     63.01% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     63.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd      10518239      8.41%     71.42% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp       3464793      2.77%     74.19% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     74.19% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      1224253      0.98%     75.17% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv           274      0.00%     75.17% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt        85240      0.07%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     75.23% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       25308557     20.23%     95.47% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       5349016      4.28%     99.74% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       319275      0.26%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        125078676                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits            5244982                       # DTB read hits
system.switch_cpus13.dtb.read_misses             4358                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses        5031315                       # DTB read accesses
system.switch_cpus13.dtb.write_hits           2448967                       # DTB write hits
system.switch_cpus13.dtb.write_misses           12220                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       2355727                       # DTB write accesses
system.switch_cpus13.dtb.data_hits            7693949                       # DTB hits
system.switch_cpus13.dtb.data_misses            16578                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses        7387042                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          29054422                       # ITB hits
system.switch_cpus13.itb.fetch_misses              25                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      29054447                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              884815418                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts          29893123                       # Number of instructions committed
system.switch_cpus13.committedOps            29893123                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses     24300671                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses      5626498                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            188733                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts      3119496                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts           24300671                       # number of integer instructions
system.switch_cpus13.num_fp_insts             5626498                       # number of float instructions
system.switch_cpus13.num_int_register_reads     39164922                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     16954153                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads      6100708                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes      4747249                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs             7712971                       # number of memory refs
system.switch_cpus13.num_load_insts           5251085                       # Number of load instructions
system.switch_cpus13.num_store_insts          2461886                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     854851252.759984                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     29964165.240016                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.033865                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.966135                       # Percentage of idle cycles
system.switch_cpus13.Branches                 3443387                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      2126749      7.11%      7.11% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        16538576     55.30%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           6076      0.02%     62.43% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     62.43% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd       2248869      7.52%     69.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        680773      2.28%     72.22% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult       362818      1.21%     73.43% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv           161      0.00%     73.43% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt        25070      0.08%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     73.52% # Class of executed instruction
system.switch_cpus13.op_class::MemRead        5256099     17.57%     91.09% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite       2461892      8.23%     99.32% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       202618      0.68%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total         29909701                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            8288737                       # DTB read hits
system.switch_cpus14.dtb.read_misses            25533                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses        8013001                       # DTB read accesses
system.switch_cpus14.dtb.write_hits           3174250                       # DTB write hits
system.switch_cpus14.dtb.write_misses             550                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       2898137                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           11462987                       # DTB hits
system.switch_cpus14.dtb.data_misses            26083                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       10911138                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          39257400                       # ITB hits
system.switch_cpus14.itb.fetch_misses              89                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      39257489                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              884779401                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts          40675768                       # Number of instructions committed
system.switch_cpus14.committedOps            40675768                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses     31172915                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     10705990                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            539679                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts      3052478                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts           31172915                       # number of integer instructions
system.switch_cpus14.num_fp_insts            10705990                       # number of float instructions
system.switch_cpus14.num_int_register_reads     54711675                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     22174641                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     13362593                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes      9305209                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            11492531                       # number of memory refs
system.switch_cpus14.num_load_insts           8316958                       # Number of load instructions
system.switch_cpus14.num_store_insts          3175573                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     844004810.904247                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     40774590.095753                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.046084                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.953916                       # Percentage of idle cycles
system.switch_cpus14.Branches                 3818526                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass      2305748      5.66%      5.66% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        19177931     47.12%     52.78% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          50346      0.12%     52.91% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     52.91% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd       4573422     11.24%     64.14% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp        993270      2.44%     66.58% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt        391416      0.96%     67.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      1231580      3.03%     70.57% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        126139      0.31%     70.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt        47711      0.12%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        8324618     20.45%     91.45% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite       3175739      7.80%     99.25% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       303931      0.75%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         40701851                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits            3311524                       # DTB read hits
system.switch_cpus15.dtb.read_misses             2487                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses        3054375                       # DTB read accesses
system.switch_cpus15.dtb.write_hits           1536464                       # DTB write hits
system.switch_cpus15.dtb.write_misses            7381                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses       1419618                       # DTB write accesses
system.switch_cpus15.dtb.data_hits            4847988                       # DTB hits
system.switch_cpus15.dtb.data_misses             9868                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses        4473993                       # DTB accesses
system.switch_cpus15.itb.fetch_hits          17588510                       # ITB hits
system.switch_cpus15.itb.fetch_misses              26                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses      17588536                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              884819123                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts          18645829                       # Number of instructions committed
system.switch_cpus15.committedOps            18645829                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses     15289312                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses      3377471                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            131182                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts      1967008                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts           15289312                       # number of integer instructions
system.switch_cpus15.num_fp_insts             3377471                       # number of float instructions
system.switch_cpus15.num_int_register_reads     24452183                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     10715440                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads      3654565                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes      2843079                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs             4859743                       # number of memory refs
system.switch_cpus15.num_load_insts           3315169                       # Number of load instructions
system.switch_cpus15.num_store_insts          1544574                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     866129610.357001                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     18689512.642999                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.021122                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.978878                       # Percentage of idle cycles
system.switch_cpus15.Branches                 2188270                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass      1267195      6.79%      6.79% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        10393805     55.71%     62.51% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           5425      0.03%     62.54% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     62.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd       1352074      7.25%     69.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp        409103      2.19%     71.98% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     71.98% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult       208109      1.12%     73.09% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv            97      0.00%     73.09% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt        14309      0.08%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     73.17% # Class of executed instruction
system.switch_cpus15.op_class::MemRead        3320899     17.80%     90.97% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite       1544789      8.28%     99.25% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       139892      0.75%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total         18655697                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     30318052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14696669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1130748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         657032                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       500006                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       157026                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1178                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7713995                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             14414                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            14414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11451062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       381793                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2661486                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           19198                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         19101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          38299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7463142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7463142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        722425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6990392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        38001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1614024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        76328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      4289074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       982803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      7427795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       347191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side     12765629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        25161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       665201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        79784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      3802647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        12896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       288600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        74892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      3772775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        13721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       421987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        34992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side      2316397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        14550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       554792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        23383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       764601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        34988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      2068312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        16016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       921286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        34277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       861967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        17660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       592311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44954041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1357312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     66548564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side      2674432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    177272792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     40111552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side    254496541                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     12977024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side    490152140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       943872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     21960599                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side      2803904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side    155705617                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       466816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      8674896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side      2723456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side    153584976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       463232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     15497232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side      1176640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     95811408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       503872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     17683240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       830848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     26469168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side      1175360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     85498448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       552576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     37987088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      1287616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     26482888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       621440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     24180288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1728675837                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6197627                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         36531271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.265726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.627092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34542239     94.56%     94.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 889414      2.43%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 202523      0.55%     97.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 138474      0.38%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  88868      0.24%     98.17% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  54754      0.15%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  40782      0.11%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  36558      0.10%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  29948      0.08%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  35724      0.10%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 35042      0.10%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 40820      0.11%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 55346      0.15%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 85274      0.23%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::14                109628      0.30%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::15                134487      0.37%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 11390      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36531271                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014520                       # Number of seconds simulated
sim_ticks                                 14519926500                       # Number of ticks simulated
final_tick                               2741114518500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              177391148                       # Simulator instruction rate (inst/s)
host_op_rate                                177390877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              897473059                       # Simulator tick rate (ticks/s)
host_mem_usage                                 851396                       # Number of bytes of host memory used
host_seconds                                    16.18                       # Real time elapsed on the host
sim_insts                                  2869945451                       # Number of instructions simulated
sim_ops                                    2869945451                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        13440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data        38848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data        11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       272384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data      1076096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst       249024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data      1788096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst        46912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data        97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst       117888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data       751680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data        73600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data       108032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data        76096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data        14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data        49216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data       121216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data        37568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data        82624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data        54848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5139072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        13440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       272384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst       249024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst        46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst       117888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         7808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        744064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2976192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2976192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         4256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data        16814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         3891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data        27939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst          733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst         1842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data        11745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         1150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data         1688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         1189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data          231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst          253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data         1894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data          587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data         1291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data          857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         46503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       925625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data      2675496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       357027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       811023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     18759324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     74111670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst     17150500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    123147731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      3230870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data      6730613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      8119049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     51768857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       537744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data      5068896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        88155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data      7440258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst       224795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data      5240798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst        48485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data      1018187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst       127824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data      3389549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst      1115157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data      8348252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst        30854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data      2587341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        35262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data       881547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       171902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data      5690387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       321765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data      3777430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             353932370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       925625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       357027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     18759324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst     17150500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      3230870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      8119049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       537744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        88155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst       224795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst        48485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst       127824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst      1115157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst        30854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        35262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       171902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       321765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51244337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       204972938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204972938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       204972938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       925625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data      2675496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       357027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       811023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     18759324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     74111670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst     17150500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    123147731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      3230870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data      6730613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      8119049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     51768857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       537744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data      5068896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        88155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data      7440258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst       224795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data      5240798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst        48485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data      1018187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst       127824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data      3389549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst      1115157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data      8348252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst        30854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data      2587341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        35262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data       881547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       171902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data      5690387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       321765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data      3777430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            558905309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     47                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     1608                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    554     39.01%     39.01% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   118      8.31%     47.32% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    14      0.99%     48.31% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    32      2.25%     50.56% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   702     49.44%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1420                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     554     44.68%     44.68% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    118      9.52%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     14      1.13%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     32      2.58%     57.90% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    522     42.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1240                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            14175900500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               8850000      0.06%     99.10% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                686000      0.00%     99.10% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5560500      0.04%     99.14% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             122836000      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        14313833000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.743590                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.873239                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::wripir                   3      0.21%      0.21% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  45      3.19%      3.40% # number of callpals executed
system.cpu00.kern.callpal::swpipl                1047     74.15%     77.55% # number of callpals executed
system.cpu00.kern.callpal::rdps                    41      2.90%     80.45% # number of callpals executed
system.cpu00.kern.callpal::rti                    209     14.80%     95.25% # number of callpals executed
system.cpu00.kern.callpal::callsys                 45      3.19%     98.44% # number of callpals executed
system.cpu00.kern.callpal::rdunique                22      1.56%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1412                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             254                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                45                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                45                      
system.cpu00.kern.mode_good::user                  45                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.177165                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.301003                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       1276505000     97.89%     97.89% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           27548000      2.11%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     45                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            2349                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         445.821448                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            236827                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            2771                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           85.466258                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   445.821448                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.870745                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.870745                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          335213                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         335213                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       118633                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        118633                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        40089                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        40089                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         1396                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1396                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          960                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          960                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       158722                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         158722                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       158722                       # number of overall hits
system.cpu00.dcache.overall_hits::total        158722                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         3037                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         3037                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          877                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          877                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          332                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          332                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          376                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          376                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         3914                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3914                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         3914                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3914                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       121670                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       121670                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        40966                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        40966                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         1336                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1336                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       162636                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       162636                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       162636                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       162636                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.024961                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.024961                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.021408                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.021408                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.192130                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.192130                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.281437                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.281437                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.024066                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.024066                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.024066                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.024066                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         1084                       # number of writebacks
system.cpu00.dcache.writebacks::total            1084                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            2872                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          13224538                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            3384                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         3907.960402                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    24.949389                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   487.050611                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.048729                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.951271                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          998030                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         998030                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       494707                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        494707                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       494707                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         494707                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       494707                       # number of overall hits
system.cpu00.icache.overall_hits::total        494707                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         2872                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         2872                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         2872                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         2872                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         2872                       # number of overall misses
system.cpu00.icache.overall_misses::total         2872                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       497579                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       497579                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       497579                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       497579                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       497579                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       497579                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.005772                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.005772                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.005772                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.005772                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.005772                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.005772                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         2872                       # number of writebacks
system.cpu00.icache.writebacks::total            2872                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     41                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      539                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    137     33.50%     33.50% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    14      3.42%     36.92% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    26      6.36%     43.28% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   232     56.72%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                409                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     137     47.74%     47.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     14      4.88%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     26      9.06%     61.67% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    110     38.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 287                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            14273408000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                686000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               4888500      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              33560000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        14312542500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.474138                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.701711                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  31      6.64%      6.85% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 307     65.74%     72.59% # number of callpals executed
system.cpu01.kern.callpal::rdps                    29      6.21%     78.80% # number of callpals executed
system.cpu01.kern.callpal::rti                     62     13.28%     92.08% # number of callpals executed
system.cpu01.kern.callpal::callsys                 22      4.71%     96.79% # number of callpals executed
system.cpu01.kern.callpal::rdunique                15      3.21%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  467                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                66                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                27                      
system.cpu01.kern.mode_good::user                  22                      
system.cpu01.kern.mode_good::idle                   6                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.090909                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.478261                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         61515500      4.79%      4.79% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user           15848500      1.23%      6.02% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         1207835500     93.98%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     31                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             944                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         428.714701                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             72200                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1326                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           54.449472                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   428.714701                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.837333                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.837333                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          136159                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         136159                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        51984                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         51984                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        12654                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        12654                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          287                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          287                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          159                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        64638                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          64638                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        64638                       # number of overall hits
system.cpu01.dcache.overall_hits::total         64638                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         1389                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1389                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          366                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          183                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          187                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         1755                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         1755                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         1755                       # number of overall misses
system.cpu01.dcache.overall_misses::total         1755                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        53373                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        53373                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        13020                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        13020                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        66393                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        66393                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        66393                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        66393                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.026024                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.026024                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.028111                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.028111                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.389362                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.389362                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.540462                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.540462                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026434                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026434                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026434                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026434                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          395                       # number of writebacks
system.cpu01.dcache.writebacks::total             395                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1399                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         148259460                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1911                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        77582.135008                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    25.934382                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   486.065618                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.050653                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.949347                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          375695                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         375695                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       185749                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        185749                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       185749                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         185749                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       185749                       # number of overall hits
system.cpu01.icache.overall_hits::total        185749                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         1399                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1399                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         1399                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1399                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         1399                       # number of overall misses
system.cpu01.icache.overall_misses::total         1399                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       187148                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       187148                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       187148                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       187148                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       187148                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       187148                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.007475                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.007475                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.007475                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.007475                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.007475                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.007475                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         1399                       # number of writebacks
system.cpu01.icache.writebacks::total            1399                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    83928                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    965     40.41%     40.41% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     2      0.08%     40.49% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    14      0.59%     41.08% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    28      1.17%     42.25% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1379     57.75%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2388                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     965     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      2      0.10%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     14      0.72%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     28      1.43%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    948     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1957                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            14070721500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                143000      0.00%     98.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                686000      0.00%     98.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               4134000      0.03%     98.35% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             235584000      1.65%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        14311268500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.687455                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.819514                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      9.09%      9.09% # number of syscalls executed
system.cpu02.kern.syscall::4                        5     45.45%     54.55% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      9.09%     63.64% # number of syscalls executed
system.cpu02.kern.syscall::73                       4     36.36%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   11                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 148      0.18%      0.18% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  73      0.09%      0.27% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2166      2.61%      2.88% # number of callpals executed
system.cpu02.kern.callpal::rdps                    45      0.05%      2.93% # number of callpals executed
system.cpu02.kern.callpal::rti                    178      0.21%      3.14% # number of callpals executed
system.cpu02.kern.callpal::callsys                131      0.16%      3.30% # number of callpals executed
system.cpu02.kern.callpal::rdunique             80262     96.70%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                83003                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             252                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               150                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               151                      
system.cpu02.kern.mode_good::user                 150                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.599206                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.748756                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       7954446500     60.87%     60.87% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         5112604000     39.13%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     73                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           37038                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         469.926819                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           3634291                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           37401                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           97.170958                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   469.926819                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.917826                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.917826                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         7335954                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        7335954                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      2346036                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       2346036                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      1165688                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      1165688                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        47025                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        47025                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        46658                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        46658                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      3511724                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        3511724                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      3511724                       # number of overall hits
system.cpu02.dcache.overall_hits::total       3511724                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        34555                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        34555                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         5755                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         5755                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1124                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1124                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          930                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          930                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        40310                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        40310                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        40310                       # number of overall misses
system.cpu02.dcache.overall_misses::total        40310                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      2380591                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2380591                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      1171443                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      1171443                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        48149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        48149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        47588                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        47588                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      3552034                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      3552034                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      3552034                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      3552034                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.014515                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.014515                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.004913                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.004913                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.023344                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.023344                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.019543                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.019543                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.011348                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.011348                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.011348                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.011348                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        27174                       # number of writebacks
system.cpu02.dcache.writebacks::total           27174                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           10765                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          11263132                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           11277                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          998.770240                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        22344561                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       22344561                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     11156133                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      11156133                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     11156133                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       11156133                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     11156133                       # number of overall hits
system.cpu02.icache.overall_hits::total      11156133                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        10765                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        10765                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        10765                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        10765                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        10765                       # number of overall misses
system.cpu02.icache.overall_misses::total        10765                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     11166898                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     11166898                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     11166898                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     11166898                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     11166898                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     11166898                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000964                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000964                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000964                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000964                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000964                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000964                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        10765                       # number of writebacks
system.cpu02.icache.writebacks::total           10765                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     7842                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   2987     47.44%     47.44% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    14      0.22%     47.66% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    26      0.41%     48.07% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  3270     51.93%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               6297                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    2987     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     14      0.23%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     26      0.43%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   2967     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                5994                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            13694043500     95.62%     95.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                686000      0.00%     95.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               3622500      0.03%     95.65% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             622362000      4.35%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        14320714000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.907339                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.951882                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::2                        1     16.67%     16.67% # number of syscalls executed
system.cpu03.kern.syscall::3                        1     16.67%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::4                        1     16.67%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::19                       1     16.67%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::54                       1     16.67%     83.33% # number of syscalls executed
system.cpu03.kern.syscall::71                       1     16.67%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    6                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 202      2.91%      2.91% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 118      1.70%      4.61% # number of callpals executed
system.cpu03.kern.callpal::tbi                      2      0.03%      4.64% # number of callpals executed
system.cpu03.kern.callpal::swpipl                6020     86.74%     91.38% # number of callpals executed
system.cpu03.kern.callpal::rdps                    47      0.68%     92.06% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.01%     92.07% # number of callpals executed
system.cpu03.kern.callpal::rti                    237      3.41%     95.49% # number of callpals executed
system.cpu03.kern.callpal::callsys                172      2.48%     97.97% # number of callpals executed
system.cpu03.kern.callpal::imb                      5      0.07%     98.04% # number of callpals executed
system.cpu03.kern.callpal::rdunique               136      1.96%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 6940                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             356                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               204                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               205                      
system.cpu03.kern.mode_good::user                 204                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.575843                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.730357                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      13174173500     92.47%     92.47% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         1073472000      7.53%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    118                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           41973                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         487.978754                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1313476                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           42477                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           30.922052                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   487.978754                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.953084                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.953084                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2741273                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2741273                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       919495                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        919495                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       365529                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       365529                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         7199                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         7199                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         7257                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         7257                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data      1285024                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1285024                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data      1285024                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1285024                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        36990                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        36990                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         8416                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         8416                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1835                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1835                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1122                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1122                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        45406                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        45406                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        45406                       # number of overall misses
system.cpu03.dcache.overall_misses::total        45406                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       956485                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       956485                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       373945                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       373945                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         9034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         9034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         8379                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         8379                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data      1330430                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1330430                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data      1330430                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1330430                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038673                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038673                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.022506                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.022506                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.203122                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.203122                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.133906                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.133906                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.034129                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.034129                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.034129                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.034129                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        19359                       # number of writebacks
system.cpu03.dcache.writebacks::total           19359                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements           12900                       # number of replacements
system.cpu03.icache.tags.tagsinuse         511.996931                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          64138344                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           13412                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4782.161050                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.996931                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999994                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        10064825                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       10064825                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      5013055                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       5013055                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      5013055                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        5013055                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      5013055                       # number of overall hits
system.cpu03.icache.overall_hits::total       5013055                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst        12905                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        12905                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst        12905                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        12905                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst        12905                       # number of overall misses
system.cpu03.icache.overall_misses::total        12905                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      5025960                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      5025960                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      5025960                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      5025960                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      5025960                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      5025960                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.002568                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002568                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.002568                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002568                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.002568                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002568                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks        12900                       # number of writebacks
system.cpu03.icache.writebacks::total           12900                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     49                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1402                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    257     38.76%     38.76% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    14      2.11%     40.87% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    36      5.43%     46.30% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   356     53.70%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                663                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     257     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     14      2.65%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     36      6.82%     58.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    221     41.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 528                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            14229739000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                686000      0.00%     99.22% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6057000      0.04%     99.26% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             106349500      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        14342831500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.620787                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.796380                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   3      0.37%      0.37% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 106     13.04%     13.41% # number of callpals executed
system.cpu04.kern.callpal::tbi                      5      0.62%     14.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 472     58.06%     72.08% # number of callpals executed
system.cpu04.kern.callpal::rdps                    40      4.92%     77.00% # number of callpals executed
system.cpu04.kern.callpal::rti                    141     17.34%     94.34% # number of callpals executed
system.cpu04.kern.callpal::callsys                 33      4.06%     98.40% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.25%     98.65% # number of callpals executed
system.cpu04.kern.callpal::rdunique                11      1.35%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  813                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             247                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                91                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                91                      
system.cpu04.kern.mode_good::user                  91                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.368421                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.538462                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      14340158000     99.85%     99.85% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           22160500      0.15%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    106                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            3917                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         422.606962                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            255328                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4375                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           58.360686                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   422.606962                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.825404                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.825404                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          326327                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         326327                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       121850                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        121850                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        31355                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        31355                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          816                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          816                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          655                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          655                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       153205                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         153205                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       153205                       # number of overall hits
system.cpu04.dcache.overall_hits::total        153205                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         4085                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         4085                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         1261                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1261                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          254                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          252                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          252                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         5346                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         5346                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         5346                       # number of overall misses
system.cpu04.dcache.overall_misses::total         5346                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       125935                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       125935                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        32616                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        32616                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       158551                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       158551                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       158551                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       158551                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.032437                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.032437                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.038662                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.038662                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.237383                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.237383                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.277839                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.277839                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.033718                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.033718                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.033718                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.033718                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         1492                       # number of writebacks
system.cpu04.dcache.writebacks::total            1492                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3279                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            615753                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            3791                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          162.424954                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          951431                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         951431                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       470797                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        470797                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       470797                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         470797                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       470797                       # number of overall hits
system.cpu04.icache.overall_hits::total        470797                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         3279                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         3279                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         3279                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         3279                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         3279                       # number of overall misses
system.cpu04.icache.overall_misses::total         3279                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       474076                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       474076                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       474076                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       474076                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       474076                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       474076                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.006917                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.006917                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.006917                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.006917                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.006917                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.006917                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3279                       # number of writebacks
system.cpu04.icache.writebacks::total            3279                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     2585                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    620     42.09%     42.09% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    14      0.95%     43.04% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    27      1.83%     44.87% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   812     55.13%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               1473                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     618     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     14      1.12%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     27      2.16%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    591     47.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1250                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            14362897500     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                686000      0.00%     98.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               4964000      0.03%     98.96% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             151542500      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        14520090000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.996774                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.727833                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.848608                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu05.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu05.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu05.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu05.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu05.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   13                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                  30      1.62%      1.62% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 120      6.47%      8.08% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.05%      8.14% # number of callpals executed
system.cpu05.kern.callpal::swpipl                1159     62.45%     70.58% # number of callpals executed
system.cpu05.kern.callpal::rdps                    29      1.56%     72.14% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.05%     72.20% # number of callpals executed
system.cpu05.kern.callpal::rti                    273     14.71%     86.91% # number of callpals executed
system.cpu05.kern.callpal::callsys                148      7.97%     94.88% # number of callpals executed
system.cpu05.kern.callpal::imb                      3      0.16%     95.04% # number of callpals executed
system.cpu05.kern.callpal::rdunique                92      4.96%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 1856                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             392                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               231                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               230                      
system.cpu05.kern.mode_good::user                 231                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.586735                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.739968                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      14333456500     98.71%     98.71% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          186959000      1.29%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    120                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           17346                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         451.268988                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            473596                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           17858                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           26.520103                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   451.268988                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.881385                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.881385                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0          449                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          988089                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         988089                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       325251                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        325251                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       132701                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       132701                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         2247                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         2247                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1740                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       457952                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         457952                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       457952                       # number of overall hits
system.cpu05.dcache.overall_hits::total        457952                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        11197                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        11197                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         9019                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         9019                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          926                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          926                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          865                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          865                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        20216                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        20216                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        20216                       # number of overall misses
system.cpu05.dcache.overall_misses::total        20216                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       336448                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       336448                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data       141720                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       141720                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         3173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         3173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         2605                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         2605                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       478168                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       478168                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       478168                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       478168                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.033280                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.033280                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.063640                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.063640                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.291837                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.291837                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.332054                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.332054                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.042278                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.042278                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.042278                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.042278                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        11111                       # number of writebacks
system.cpu05.dcache.writebacks::total           11111                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           10237                       # number of replacements
system.cpu05.icache.tags.tagsinuse         511.997619                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          60616453                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           10749                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5639.264397                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     0.984257                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   511.013362                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.001922                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.998073                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         2568769                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        2568769                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      1269026                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1269026                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      1269026                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1269026                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      1269026                       # number of overall hits
system.cpu05.icache.overall_hits::total       1269026                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        10239                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        10239                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        10239                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        10239                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        10239                       # number of overall misses
system.cpu05.icache.overall_misses::total        10239                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      1279265                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1279265                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      1279265                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1279265                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      1279265                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1279265                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.008004                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.008004                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.008004                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.008004                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.008004                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.008004                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        10237                       # number of writebacks
system.cpu05.icache.writebacks::total           10237                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     41                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      926                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    235     34.21%     34.21% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    14      2.04%     36.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    27      3.93%     40.17% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   411     59.83%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                687                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     235     48.55%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     14      2.89%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     27      5.58%     57.02% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    208     42.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 484                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            14235016500     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                686000      0.00%     99.36% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               5005000      0.03%     99.40% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              86586000      0.60%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        14327293500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.506083                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.704512                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  13      1.54%      1.54% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  41      4.86%      6.40% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 540     63.98%     70.38% # number of callpals executed
system.cpu06.kern.callpal::rdps                    31      3.67%     74.05% # number of callpals executed
system.cpu06.kern.callpal::rti                    106     12.56%     86.61% # number of callpals executed
system.cpu06.kern.callpal::callsys                 65      7.70%     94.31% # number of callpals executed
system.cpu06.kern.callpal::rdunique                48      5.69%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  844                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             147                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                65                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                65                      
system.cpu06.kern.mode_good::user                  65                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.442177                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.613208                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1211393000     95.52%     95.52% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           56852000      4.48%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     41                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            2842                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         433.251243                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            218222                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            3262                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           66.898222                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   433.251243                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.846194                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.846194                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          344368                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         344368                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       133981                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        133981                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        29349                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        29349                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          660                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          660                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          289                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          289                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       163330                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         163330                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       163330                       # number of overall hits
system.cpu06.dcache.overall_hits::total        163330                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         3571                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         3571                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         1129                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1129                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          431                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          431                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          458                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          458                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         4700                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         4700                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         4700                       # number of overall misses
system.cpu06.dcache.overall_misses::total         4700                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       137552                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       137552                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        30478                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        30478                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       168030                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       168030                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       168030                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       168030                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.025961                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025961                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.037043                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.037043                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.395050                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.395050                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.613119                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.613119                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.027971                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.027971                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.027971                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.027971                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         1464                       # number of writebacks
system.cpu06.dcache.writebacks::total            1464                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3631                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            998316                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4143                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          240.964518                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          929689                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         929689                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       459398                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        459398                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       459398                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         459398                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       459398                       # number of overall hits
system.cpu06.icache.overall_hits::total        459398                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         3631                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         3631                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         3631                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         3631                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         3631                       # number of overall misses
system.cpu06.icache.overall_misses::total         3631                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       463029                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       463029                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       463029                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       463029                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       463029                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       463029                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.007842                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.007842                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.007842                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.007842                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.007842                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.007842                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3631                       # number of writebacks
system.cpu06.icache.writebacks::total            3631                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     1305                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    363     38.37%     38.37% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    14      1.48%     39.85% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    31      3.28%     43.13% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   538     56.87%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                946                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     362     48.99%     48.99% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     14      1.89%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     31      4.19%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    332     44.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 739                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            14178351500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                686000      0.00%     99.08% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               5367000      0.04%     99.11% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             127011000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        14311415500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.997245                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.617100                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.781184                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                  14      1.15%      1.15% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  73      6.02%      7.17% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 735     60.59%     67.77% # number of callpals executed
system.cpu07.kern.callpal::rdps                    29      2.39%     70.16% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.08%     70.24% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.08%     70.32% # number of callpals executed
system.cpu07.kern.callpal::rti                    167     13.77%     84.09% # number of callpals executed
system.cpu07.kern.callpal::callsys                123     10.14%     94.23% # number of callpals executed
system.cpu07.kern.callpal::rdunique                70      5.77%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1213                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             240                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               123                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               123                      
system.cpu07.kern.mode_good::user                 123                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.512500                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.677686                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       1323692500     94.11%     94.11% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           82869000      5.89%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     73                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            4298                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         456.252300                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            261635                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            4736                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           55.243877                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   456.252300                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.891118                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.891118                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          572237                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         572237                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       226445                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        226445                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        45967                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        45967                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1049                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1049                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          422                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          422                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       272412                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         272412                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       272412                       # number of overall hits
system.cpu07.dcache.overall_hits::total        272412                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         5201                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         5201                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         1959                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1959                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          757                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          757                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          793                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          793                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         7160                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         7160                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         7160                       # number of overall misses
system.cpu07.dcache.overall_misses::total         7160                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       231646                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       231646                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        47926                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        47926                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1215                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1215                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       279572                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       279572                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       279572                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       279572                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.022452                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.022452                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.040876                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.040876                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.419158                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.419158                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.652675                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.652675                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.025611                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.025611                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.025611                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025611                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         2516                       # number of writebacks
system.cpu07.dcache.writebacks::total            2516                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            5027                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          26949375                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            5539                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         4865.386351                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     4.218990                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   507.781010                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.008240                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.991760                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1489951                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1489951                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       737435                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        737435                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       737435                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         737435                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       737435                       # number of overall hits
system.cpu07.icache.overall_hits::total        737435                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         5027                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         5027                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         5027                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         5027                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         5027                       # number of overall misses
system.cpu07.icache.overall_misses::total         5027                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       742462                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       742462                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       742462                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       742462                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       742462                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       742462                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.006771                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006771                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.006771                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006771                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.006771                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006771                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         5027                       # number of writebacks
system.cpu07.icache.writebacks::total            5027                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      993                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    267     37.45%     37.45% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    14      1.96%     39.41% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    32      4.49%     43.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   400     56.10%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                713                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     266     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     14      2.56%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     32      5.86%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    234     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 546                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            14186400500     99.13%     99.13% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                686000      0.00%     99.13% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               5560500      0.04%     99.17% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             118972500      0.83%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        14311619500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                0.996255                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.585000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.765778                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::wripir                   8      0.90%      0.90% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  59      6.63%      7.53% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 544     61.12%     68.65% # number of callpals executed
system.cpu08.kern.callpal::rdps                    30      3.37%     72.02% # number of callpals executed
system.cpu08.kern.callpal::wrusp                    1      0.11%     72.13% # number of callpals executed
system.cpu08.kern.callpal::rti                    123     13.82%     85.96% # number of callpals executed
system.cpu08.kern.callpal::callsys                 77      8.65%     94.61% # number of callpals executed
system.cpu08.kern.callpal::rdunique                48      5.39%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  890                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             182                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                77                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                77                      
system.cpu08.kern.mode_good::user                  77                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.423077                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.594595                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       1318008000     95.96%     95.96% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           55511500      4.04%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     59                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            3466                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         449.117378                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            214136                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            3881                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           55.175470                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   449.117378                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.877182                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.877182                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          434143                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         434143                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       173197                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        173197                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        33383                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        33383                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          798                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          798                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          324                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       206580                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         206580                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       206580                       # number of overall hits
system.cpu08.dcache.overall_hits::total        206580                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         4233                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         4233                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         1365                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1365                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          492                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          492                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          527                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          527                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5598                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5598                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5598                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5598                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       177430                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       177430                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        34748                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        34748                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          851                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          851                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       212178                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       212178                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       212178                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       212178                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.023857                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.023857                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.039283                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.039283                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.381395                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.381395                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.619271                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.619271                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.026384                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.026384                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.026384                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026384                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1869                       # number of writebacks
system.cpu08.dcache.writebacks::total            1869                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3601                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           1948595                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4113                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          473.764892                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1138315                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1138315                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       563756                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        563756                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       563756                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         563756                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       563756                       # number of overall hits
system.cpu08.icache.overall_hits::total        563756                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3601                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3601                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3601                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3601                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3601                       # number of overall misses
system.cpu08.icache.overall_misses::total         3601                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       567357                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       567357                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       567357                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       567357                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       567357                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       567357                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.006347                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.006347                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.006347                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.006347                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.006347                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.006347                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3601                       # number of writebacks
system.cpu08.icache.writebacks::total            3601                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     46                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      654                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    172     35.46%     35.46% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    14      2.89%     38.35% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    32      6.60%     44.95% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   267     55.05%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                485                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     172     48.04%     48.04% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     14      3.91%     51.96% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     32      8.94%     60.89% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    140     39.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 358                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            14238927500     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                686000      0.00%     99.49% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               5560500      0.04%     99.53% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              66716000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        14311890000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.524345                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.738144                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::wripir                   2      0.35%      0.35% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  43      7.49%      7.84% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 354     61.67%     69.51% # number of callpals executed
system.cpu09.kern.callpal::rdps                    38      6.62%     76.13% # number of callpals executed
system.cpu09.kern.callpal::rti                     85     14.81%     90.94% # number of callpals executed
system.cpu09.kern.callpal::callsys                 40      6.97%     97.91% # number of callpals executed
system.cpu09.kern.callpal::rdunique                12      2.09%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  574                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             129                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                39                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                40                      
system.cpu09.kern.mode_good::user                  39                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.310078                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.470238                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1310994000     98.90%     98.90% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user           14639000      1.10%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     43                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            1706                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         446.118138                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            163856                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2076                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           78.928709                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   446.118138                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.871324                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.871324                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          187934                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         187934                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        69235                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         69235                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        18957                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        18957                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          469                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          469                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          186                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        88192                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          88192                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        88192                       # number of overall hits
system.cpu09.dcache.overall_hits::total         88192                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2413                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2413                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          602                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          602                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          290                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          290                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          310                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          310                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         3015                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3015                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         3015                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3015                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        71648                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        71648                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        19559                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        19559                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          496                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          496                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        91207                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        91207                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        91207                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        91207                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.033679                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.033679                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.030779                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.030779                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.382082                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.382082                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.033057                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.033057                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.033057                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.033057                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          569                       # number of writebacks
system.cpu09.dcache.writebacks::total             569                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1832                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          49483479                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2344                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        21110.699232                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     1.080365                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   510.919635                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.002110                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.997890                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          546988                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         546988                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       270746                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        270746                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       270746                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         270746                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       270746                       # number of overall hits
system.cpu09.icache.overall_hits::total        270746                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1832                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1832                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1832                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1832                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1832                       # number of overall misses
system.cpu09.icache.overall_misses::total         1832                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       272578                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       272578                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       272578                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       272578                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       272578                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       272578                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.006721                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.006721                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.006721                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.006721                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.006721                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.006721                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1832                       # number of writebacks
system.cpu09.icache.writebacks::total            1832                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     41                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      760                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    192     34.35%     34.35% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    14      2.50%     36.85% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    27      4.83%     41.68% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   326     58.32%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                559                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     192     48.24%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     14      3.52%     51.76% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     27      6.78%     58.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    165     41.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 398                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            14253294000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                686000      0.00%     99.38% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               5000500      0.03%     99.41% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              84009500      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        14342990000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.506135                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.711986                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::wripir                  13      1.90%      1.90% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  38      5.56%      7.46% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 428     62.57%     70.03% # number of callpals executed
system.cpu10.kern.callpal::rdps                    33      4.82%     74.85% # number of callpals executed
system.cpu10.kern.callpal::rti                     90     13.16%     88.01% # number of callpals executed
system.cpu10.kern.callpal::callsys                 49      7.16%     95.18% # number of callpals executed
system.cpu10.kern.callpal::rdunique                33      4.82%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  684                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                49                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                49                      
system.cpu10.kern.mode_good::user                  49                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.382812                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.553672                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel       1220596000     96.73%     96.73% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           41220000      3.27%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     38                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            2105                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         425.105518                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            146185                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            2500                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           58.474000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   425.105518                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.830284                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.830284                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          276912                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         276912                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       108112                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        108112                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        23635                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        23635                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          517                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          517                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          230                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       131747                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         131747                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       131747                       # number of overall hits
system.cpu10.dcache.overall_hits::total        131747                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         2666                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2666                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          825                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          825                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          340                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          340                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          384                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          384                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         3491                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3491                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         3491                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3491                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       110778                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       110778                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        24460                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        24460                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          614                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          614                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       135238                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       135238                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       135238                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       135238                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.024066                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.024066                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.033729                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.033729                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.396733                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.396733                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.625407                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.625407                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.025814                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025814                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.025814                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025814                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1064                       # number of writebacks
system.cpu10.dcache.writebacks::total            1064                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            2607                       # number of replacements
system.cpu10.icache.tags.tagsinuse         510.855136                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           5185151                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3118                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1662.973380                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    26.170850                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   484.684286                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.051115                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.946649                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.997764                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          754391                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         754391                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       373282                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        373282                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       373282                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         373282                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       373282                       # number of overall hits
system.cpu10.icache.overall_hits::total        373282                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         2609                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2609                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         2609                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2609                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         2609                       # number of overall misses
system.cpu10.icache.overall_misses::total         2609                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       375891                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       375891                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       375891                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       375891                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       375891                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       375891                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.006941                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006941                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.006941                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006941                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.006941                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006941                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         2607                       # number of writebacks
system.cpu10.icache.writebacks::total            2607                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     52                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     1353                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    373     38.30%     38.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    14      1.44%     39.73% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    38      3.90%     43.63% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   549     56.37%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                974                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     373     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     14      1.84%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     38      5.00%     55.92% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    335     44.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 760                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            14152410000     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                686000      0.00%     98.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6232500      0.04%     98.87% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             162399000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        14321727500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.610200                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.780287                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  14      1.12%      1.12% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  76      6.08%      7.20% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 755     60.40%     67.60% # number of callpals executed
system.cpu11.kern.callpal::rdps                    42      3.36%     70.96% # number of callpals executed
system.cpu11.kern.callpal::rti                    167     13.36%     84.32% # number of callpals executed
system.cpu11.kern.callpal::callsys                115      9.20%     93.52% # number of callpals executed
system.cpu11.kern.callpal::rdunique                81      6.48%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 1250                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             243                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               115                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               115                      
system.cpu11.kern.mode_good::user                 115                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.473251                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.642458                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel       1299685000     93.01%     93.01% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user           97730500      6.99%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     76                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            5261                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         436.017049                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            398954                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            5672                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           70.337447                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   436.017049                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.851596                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.851596                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          585240                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         585240                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       225624                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        225624                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        51879                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        51879                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1064                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1064                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          487                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          487                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       277503                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         277503                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       277503                       # number of overall hits
system.cpu11.dcache.overall_hits::total        277503                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         6092                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         6092                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         2024                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2024                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          711                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          711                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          776                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          776                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         8116                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         8116                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         8116                       # number of overall misses
system.cpu11.dcache.overall_misses::total         8116                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       231716                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       231716                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        53903                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        53903                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1263                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1263                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       285619                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       285619                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       285619                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       285619                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.026291                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.026291                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.037549                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.037549                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.400563                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.400563                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.614410                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.614410                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.028415                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.028415                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.028415                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028415                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         2643                       # number of writebacks
system.cpu11.dcache.writebacks::total            2643                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            5753                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           1422105                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            6265                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          226.992019                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     5.142985                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   506.857015                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.010045                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.989955                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1600169                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1600169                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       791455                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        791455                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       791455                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         791455                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       791455                       # number of overall hits
system.cpu11.icache.overall_hits::total        791455                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         5753                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         5753                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         5753                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         5753                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         5753                       # number of overall misses
system.cpu11.icache.overall_misses::total         5753                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       797208                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       797208                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       797208                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       797208                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       797208                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       797208                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.007216                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.007216                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.007216                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.007216                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.007216                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.007216                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         5753                       # number of writebacks
system.cpu11.icache.writebacks::total            5753                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      668                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    173     34.39%     34.39% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    14      2.78%     37.18% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    30      5.96%     43.14% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   286     56.86%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                503                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     173     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     14      3.90%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     30      8.36%     60.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    142     39.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 359                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            14224785500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                686000      0.00%     99.38% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5336500      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              83298000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        14314106000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.496503                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.713718                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  42      7.11%      7.28% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 382     64.64%     71.91% # number of callpals executed
system.cpu12.kern.callpal::rdps                    34      5.75%     77.66% # number of callpals executed
system.cpu12.kern.callpal::rti                     77     13.03%     90.69% # number of callpals executed
system.cpu12.kern.callpal::callsys                 33      5.58%     96.28% # number of callpals executed
system.cpu12.kern.callpal::rdunique                22      3.72%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  591                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             119                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                33                      
system.cpu12.kern.mode_good::user                  33                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.277311                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.434211                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel       1252531500     97.85%     97.85% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user           27496500      2.15%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     42                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            2218                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         433.627672                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            156874                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            2611                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           60.081961                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   433.627672                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.846929                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.846929                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          240287                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         240287                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        93423                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         93423                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        20151                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        20151                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          461                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          461                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          177                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          177                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       113574                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         113574                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       113574                       # number of overall hits
system.cpu12.dcache.overall_hits::total        113574                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         2774                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2774                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          840                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          840                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          264                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          264                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          308                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          308                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         3614                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3614                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         3614                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3614                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        96197                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        96197                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        20991                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        20991                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          485                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          485                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       117188                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       117188                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       117188                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       117188                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.028837                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.028837                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.040017                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.040017                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.364138                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.364138                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.635052                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.635052                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.030839                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.030839                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.030839                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.030839                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1070                       # number of writebacks
system.cpu12.dcache.writebacks::total            1070                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            2284                       # number of replacements
system.cpu12.icache.tags.tagsinuse         511.847696                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          32500076                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            2796                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        11623.775393                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2727700380500                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    31.356649                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   480.491047                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.061243                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.938459                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          659256                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         659256                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       326199                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        326199                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       326199                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         326199                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       326199                       # number of overall hits
system.cpu12.icache.overall_hits::total        326199                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         2286                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         2286                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         2286                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         2286                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         2286                       # number of overall misses
system.cpu12.icache.overall_misses::total         2286                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       328485                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       328485                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       328485                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       328485                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       328485                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       328485                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.006959                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.006959                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.006959                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.006959                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.006959                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.006959                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         2284                       # number of writebacks
system.cpu12.icache.writebacks::total            2284                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     41                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      520                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    128     32.41%     32.41% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    14      3.54%     35.95% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    27      6.84%     42.78% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   226     57.22%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                395                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     128     47.41%     47.41% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     14      5.19%     52.59% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     27     10.00%     62.59% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    101     37.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 270                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            14265389000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                686000      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               5000500      0.03%     99.67% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              47478500      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        14318554000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.446903                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.683544                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                   2      0.44%      0.44% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  32      7.11%      7.56% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 295     65.56%     73.11% # number of callpals executed
system.cpu13.kern.callpal::rdps                    33      7.33%     80.44% # number of callpals executed
system.cpu13.kern.callpal::rti                     59     13.11%     93.56% # number of callpals executed
system.cpu13.kern.callpal::callsys                 18      4.00%     97.56% # number of callpals executed
system.cpu13.kern.callpal::rdunique                11      2.44%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  450                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              91                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                18                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                18                      
system.cpu13.kern.mode_good::user                  18                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.197802                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.330275                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel       1280166000     98.93%     98.93% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user           13827000      1.07%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     32                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            1178                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         431.944787                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            173517                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1574                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          110.239517                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   431.944787                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.843642                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.843642                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          165844                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         165844                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        65480                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         65480                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        13049                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        13049                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          394                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          394                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          116                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          116                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        78529                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          78529                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        78529                       # number of overall hits
system.cpu13.dcache.overall_hits::total         78529                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         1930                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1930                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          418                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          418                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          169                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          217                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          217                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         2348                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2348                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         2348                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2348                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        67410                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        67410                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        13467                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        13467                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          333                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          333                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        80877                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        80877                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        80877                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        80877                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.028631                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.028631                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.031039                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.031039                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.300178                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.300178                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.651652                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.651652                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.029032                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.029032                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.029032                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.029032                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          424                       # number of writebacks
system.cpu13.dcache.writebacks::total             424                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1513                       # number of replacements
system.cpu13.icache.tags.tagsinuse         511.924219                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           8079806                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            2025                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3990.027654                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2727694922000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    32.697805                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   479.226415                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.063863                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.935989                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.999852                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          448764                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         448764                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       222111                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        222111                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       222111                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         222111                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       222111                       # number of overall hits
system.cpu13.icache.overall_hits::total        222111                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         1514                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1514                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         1514                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1514                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         1514                       # number of overall misses
system.cpu13.icache.overall_misses::total         1514                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       223625                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       223625                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       223625                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       223625                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       223625                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       223625                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.006770                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.006770                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.006770                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.006770                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.006770                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.006770                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         1513                       # number of writebacks
system.cpu13.icache.writebacks::total            1513                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     1018                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    271     36.38%     36.38% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    14      1.88%     38.26% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    31      4.16%     42.42% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   429     57.58%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                745                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     271     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     14      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     31      5.58%     56.83% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    240     43.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 556                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            14214731500     99.15%     99.15% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                686000      0.00%     99.15% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               5448500      0.04%     99.19% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             115738000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        14336604000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.559441                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.746309                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::wripir                  14      1.50%      1.50% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  50      5.36%      6.87% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 571     61.27%     68.13% # number of callpals executed
system.cpu14.kern.callpal::rdps                    29      3.11%     71.24% # number of callpals executed
system.cpu14.kern.callpal::rti                    129     13.84%     85.09% # number of callpals executed
system.cpu14.kern.callpal::callsys                 84      9.01%     94.10% # number of callpals executed
system.cpu14.kern.callpal::rdunique                55      5.90%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  932                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             179                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                84                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                84                      
system.cpu14.kern.mode_good::user                  84                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.469274                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.638783                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel       1257055500     94.83%     94.83% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user           68566500      5.17%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     50                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            3386                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         447.680299                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            237543                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            3819                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           62.200314                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   447.680299                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.874376                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.874376                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          422300                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         422300                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       164738                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        164738                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        35789                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        35789                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          827                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          827                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          307                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       200527                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         200527                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       200527                       # number of overall hits
system.cpu14.dcache.overall_hits::total        200527                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         4222                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         4222                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         1354                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1354                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          540                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          540                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          607                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          607                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         5576                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         5576                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         5576                       # number of overall misses
system.cpu14.dcache.overall_misses::total         5576                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       168960                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       168960                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        37143                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        37143                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          914                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          914                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       206103                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       206103                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       206103                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       206103                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.024988                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.024988                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.036454                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.036454                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.395026                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.395026                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.664114                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.664114                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.027054                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.027054                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.027054                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.027054                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1748                       # number of writebacks
system.cpu14.dcache.writebacks::total            1748                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            4001                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1460575                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            4513                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          323.637270                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     4.071991                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   507.928009                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.007953                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.992047                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1138967                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1138967                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       563482                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        563482                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       563482                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         563482                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       563482                       # number of overall hits
system.cpu14.icache.overall_hits::total        563482                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         4001                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4001                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         4001                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4001                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         4001                       # number of overall misses
system.cpu14.icache.overall_misses::total         4001                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       567483                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       567483                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       567483                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       567483                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       567483                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       567483                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.007050                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007050                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.007050                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007050                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.007050                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007050                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         4001                       # number of writebacks
system.cpu14.icache.writebacks::total            4001                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      926                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    243     34.47%     34.47% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    14      1.99%     36.45% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    50      7.09%     43.55% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   398     56.45%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                705                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     243     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     14      2.59%     47.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     50      9.26%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    233     43.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 540                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            14216516500     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                686000      0.00%     99.30% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               5946500      0.04%     99.35% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              93687000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        14316836000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.585427                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.765957                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                  11      1.30%      1.30% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  44      5.20%      6.50% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 553     65.37%     71.87% # number of callpals executed
system.cpu15.kern.callpal::rdps                    33      3.90%     75.77% # number of callpals executed
system.cpu15.kern.callpal::rti                    108     12.77%     88.53% # number of callpals executed
system.cpu15.kern.callpal::callsys                 64      7.57%     96.10% # number of callpals executed
system.cpu15.kern.callpal::rdunique                33      3.90%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  846                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                64                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                64                      
system.cpu15.kern.mode_good::user                  64                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.421053                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.592593                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       1266345000     96.84%     96.84% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           41360500      3.16%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     44                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            2522                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         446.888080                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            189132                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            2942                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           64.286880                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   446.888080                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.872828                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.872828                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          359257                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         359257                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       143879                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        143879                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        27024                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        27024                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          709                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          709                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          235                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          235                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       170903                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         170903                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       170903                       # number of overall hits
system.cpu15.dcache.overall_hits::total        170903                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         3488                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         3488                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         1117                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1117                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          455                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          455                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          494                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          494                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         4605                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         4605                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         4605                       # number of overall misses
system.cpu15.dcache.overall_misses::total         4605                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       147367                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       147367                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        28141                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        28141                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          729                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          729                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       175508                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       175508                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       175508                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       175508                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.023669                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.023669                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.039693                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.039693                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.390893                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.390893                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.677641                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.677641                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.026238                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.026238                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.026238                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.026238                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1286                       # number of writebacks
system.cpu15.dcache.writebacks::total            1286                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            2981                       # number of replacements
system.cpu15.icache.tags.tagsinuse         511.924046                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           3260560                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            3493                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          933.455482                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2727697435000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    29.330508                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   482.593538                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.057286                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.942566                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.999852                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          943230                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         943230                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       467142                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        467142                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       467142                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         467142                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       467142                       # number of overall hits
system.cpu15.icache.overall_hits::total        467142                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         2982                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         2982                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         2982                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         2982                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         2982                       # number of overall misses
system.cpu15.icache.overall_misses::total         2982                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       470124                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       470124                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       470124                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       470124                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       470124                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       470124                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.006343                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.006343                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.006343                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.006343                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.006343                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.006343                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         2981                       # number of writebacks
system.cpu15.icache.writebacks::total            2981                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         19                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 736                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4127                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4127                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1298                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        12400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   168088                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 2437                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2453                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21933                       # Number of tag accesses
system.iocache.tags.data_accesses               21933                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     91277                       # number of replacements
system.l2.tags.tagsinuse                  4009.366400                       # Cycle average of tags in use
system.l2.tags.total_refs                      238465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95282                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.502729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1349.587055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    23.612808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data    20.267662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst    25.386665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data    20.139918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   424.876443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   769.629336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst   127.003916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   642.262382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst    10.601949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    13.630603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    20.958975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   115.941266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    25.743722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    33.130659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     2.142129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data    42.074570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst    25.593449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    21.348429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     1.394784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     3.389082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst    12.017419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data    10.938772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst   104.013104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data    68.742574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.162267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     7.253974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.012821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     3.451509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst    20.263664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data    24.562843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst    12.758631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data    26.473018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.329489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.005765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.004948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.006198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.004917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.103730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.187898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.031007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.156802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.002588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.003328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.005117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.028306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.006285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.008089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.010272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.006248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.005212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.002934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.002671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.025394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.016783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.001771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.004947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.005997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.003115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.006463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4005                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.977783                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2774345                       # Number of tag accesses
system.l2.tags.data_accesses                  2774345                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        75268                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            75268                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15455                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15455                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  464                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 55                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         2818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data         1848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data          832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          210                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data          391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data          114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data          397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data          159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data          245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8105                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         2662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst         1318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst         6509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         9014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         2546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         8397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         3509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         5007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         3550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         1821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         2580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         5500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         2279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         1506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         3962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         2909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63069                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data         1184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        16913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        11193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data         4365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         1268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data         1787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data         2165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data         1082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data         1451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data         1117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48969                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         2662                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data         1333                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst         1318                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          629                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst         6509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        19731                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         9014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data        13041                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         2546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         8397                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data         5197                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         3509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         1478                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         5007                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data         2178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         3550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1766                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         1821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data         1037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         2580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data         1139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         5500                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data         2562                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         2279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data         1241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         1506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          761                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         3962                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data         1696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         2909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data         1298                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120143                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         2662                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data         1333                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst         1318                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          629                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst         6509                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        19731                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         9014                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data        13041                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         2546                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1987                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         8397                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data         5197                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         3509                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         1478                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         5007                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data         2178                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         3550                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1766                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         1821                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data         1037                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         2580                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data         1139                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         5500                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data         2562                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         2279                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data         1241                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         1506                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          761                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         3962                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data         1696                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         2909                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data         1298                       # number of overall hits
system.l2.overall_hits::total                  120143                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          530                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          346                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          232                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          350                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3908                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              586                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data          163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           34                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         1758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data         4731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data          606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data         7064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data          326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data          562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data          395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data           83                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data          225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data          558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data          183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data          388                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data          253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17396                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         4256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         3891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst          733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst         1842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst          253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11626                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data          445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data        15062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data        23262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data          924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data         4693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data          829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data         1133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data          802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data         1341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data          406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data          137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data          908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data          606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51395                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          608                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           81                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          184                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         4256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data        16820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         3891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data        27993                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst          733                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         1530                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst         1842                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data        11757                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         1155                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data         1695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         1197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data          235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          770                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst          253                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data         1899                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data          589                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data          204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data         1296                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           73                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data          859                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80417                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          210                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          608                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           81                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          184                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         4256                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data        16820                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         3891                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data        27993                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst          733                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         1530                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst         1842                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data        11757                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst          122                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         1155                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data         1695                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         1197                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data          235                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          770                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst          253                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data         1899                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data          589                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst            8                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data          204                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data         1296                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           73                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data          859                       # number of overall misses
system.l2.overall_misses::total                 80417                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        75268                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        75268                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15455                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15455                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          599                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          388                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          403                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          394                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          192                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          318                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4372                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            641                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data          312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           99                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         4576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data         6579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data          811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data         7896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data          536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data          953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data          647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data          399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data          955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data          342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data          633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data          434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         2872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst         1399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        10765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst        12905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         3279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        10239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         3631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         5027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         3601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         2609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         5753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         2286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         1514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         4001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         2982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          74695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data         1629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        31975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data        34455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         9058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         2097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data         2920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         2316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data         1510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data         3506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data         1488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data         2359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data         1723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        100364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         2872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data         1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst         1399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          813                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        10765                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        36551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst        12905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data        41034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         3279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         3517                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        10239                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data        16954                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         3631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data         2633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         5027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data         3873                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         3601                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         2963                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1832                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         1272                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         2609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data         1909                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         5753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data         4461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         2286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data         1830                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          965                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         4001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data         2992                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         2982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data         2157                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200560                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         2872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data         1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst         1399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          813                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        10765                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        36551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst        12905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data        41034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         3279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         3517                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        10239                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data        16954                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         3631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data         2633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         5027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data         3873                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         3601                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         2963                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1832                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         1272                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         2609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data         1909                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         5753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data         4461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         2286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data         1830                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          965                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         4001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data         2992                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         2982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data         2157                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200560                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.890351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.970874                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.882038                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.884808                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.922156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.891753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.857820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.880893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.840580                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.986486                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.860606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.888325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.911458                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.936508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.907473                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.918239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.893870                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.820000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.913043                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.869565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.914286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.931818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.945946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.976190                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.975000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.931034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.914197                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.522436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.343434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.384178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.719106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.747226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.894630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.608209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.589717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.610510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.421320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.563910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.584293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.535088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.507576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.612954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.582949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.682169                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.073120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.057898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.395355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.301511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.223544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.179900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.033600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.003979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.014163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.006004                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.011115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.043977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.003062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.005284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.009748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.024480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.155646                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.273174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.210084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.471056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.675141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.341463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.518106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.395327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.388014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.346287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.141395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.360927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.382487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.272849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.164466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.384909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.351712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.512086                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.073120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.313241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.057898                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.226322                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.395355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.460179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.301511                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.682190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.223544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.435030                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.179900                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.693465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.033600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.438663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.003979                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.437645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.014163                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.403982                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.006004                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.184748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.011115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.403353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.043977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.425689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.003062                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.321858                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.005284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.211399                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.009748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.433155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.024480                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.398238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400962                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.073120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.313241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.057898                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.226322                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.395355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.460179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.301511                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.682190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.223544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.435030                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.179900                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.693465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.033600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.438663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.003979                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.437645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.014163                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.403982                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.006004                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.184748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.011115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.403353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.043977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.425689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.003062                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.321858                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.005284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.211399                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.009748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.433155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.024480                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.398238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400962                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44071                       # number of writebacks
system.l2.writebacks::total                     44071                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 731                       # Transaction distribution
system.membus.trans_dist::ReadResp              63757                       # Transaction distribution
system.membus.trans_dist::WriteReq               1695                       # Transaction distribution
system.membus.trans_dist::WriteResp              1695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46503                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9468                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8551                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4568                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19290                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63026                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2432                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2432                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         7306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         7306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       260846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       265698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 273004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       155968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       155968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        12400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7962496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7974896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8130864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            183280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  183280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              183280                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             123620                       # DTB read hits
system.switch_cpus00.dtb.read_misses               23                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses           8347                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             43010                       # DTB write hits
system.switch_cpus00.dtb.write_misses               2                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses          5150                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             166630                       # DTB hits
system.switch_cpus00.dtb.data_misses               25                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses          13497                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             83081                       # ITB hits
system.switch_cpus00.itb.fetch_misses               7                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         83088                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               28627671                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            497554                       # Number of instructions committed
system.switch_cpus00.committedOps              497554                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       482078                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses         1743                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             22872                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        83599                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             482078                       # number of integer instructions
system.switch_cpus00.num_fp_insts                1743                       # number of float instructions
system.switch_cpus00.num_int_register_reads       616813                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       345240                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          889                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          854                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              167328                       # number of memory refs
system.switch_cpus00.num_load_insts            124132                       # Number of load instructions
system.switch_cpus00.num_store_insts            43196                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     28137193.902864                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     490477.097136                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.017133                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.982867                       # Percentage of idle cycles
system.switch_cpus00.Branches                  113246                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         3907      0.79%      0.79% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          313313     62.97%     63.75% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            849      0.17%     63.92% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd            52      0.01%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.93% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         127802     25.68%     89.62% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         43248      8.69%     98.31% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         8408      1.69%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           497579                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              53669                       # DTB read hits
system.switch_cpus01.dtb.read_misses               21                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses           4786                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             13413                       # DTB write hits
system.switch_cpus01.dtb.write_misses               1                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses          2992                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              67082                       # DTB hits
system.switch_cpus01.dtb.data_misses               22                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses           7778                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             39595                       # ITB hits
system.switch_cpus01.itb.fetch_misses              10                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         39605                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               28622449                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            187126                       # Number of instructions committed
system.switch_cpus01.committedOps              187126                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       181676                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          745                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              4124                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        43114                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             181676                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 745                       # number of float instructions
system.switch_cpus01.num_int_register_reads       228801                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       122988                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          363                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          382                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               67412                       # number of memory refs
system.switch_cpus01.num_load_insts             53864                       # Number of load instructions
system.switch_cpus01.num_store_insts            13548                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     28438020.538478                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     184428.461522                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.006443                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.993557                       # Percentage of idle cycles
system.switch_cpus01.Branches                   49846                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         1972      1.05%      1.05% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          113912     60.87%     61.92% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            364      0.19%     62.12% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     62.12% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd            22      0.01%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          54481     29.11%     91.24% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         13564      7.25%     98.49% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         2833      1.51%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           187148                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            2348009                       # DTB read hits
system.switch_cpus02.dtb.read_misses              576                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        2100219                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           1219300                       # DTB write hits
system.switch_cpus02.dtb.write_misses              38                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       1148050                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            3567309                       # DTB hits
system.switch_cpus02.dtb.data_misses              614                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        3248269                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          10256765                       # ITB hits
system.switch_cpus02.itb.fetch_misses             267                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      10257032                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               28622521                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          11166284                       # Number of instructions committed
system.switch_cpus02.committedOps            11166284                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      9999873                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         3814                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            627045                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      1429725                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            9999873                       # number of integer instructions
system.switch_cpus02.num_fp_insts                3814                       # number of float instructions
system.switch_cpus02.num_int_register_reads     13232888                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      7137602                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         1943                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1850                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             3649079                       # number of memory refs
system.switch_cpus02.num_load_insts           2429332                       # Number of load instructions
system.switch_cpus02.num_store_insts          1219747                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     17615865.535203                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     11006655.464797                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.384545                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.615455                       # Percentage of idle cycles
system.switch_cpus02.Branches                 2375591                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       740765      6.63%      6.63% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         6623406     59.31%     65.95% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           2847      0.03%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           173      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             2      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             4      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            2      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        2479676     22.21%     88.18% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       1220070     10.93%     99.10% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        99953      0.90%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         11166898                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             964637                       # DTB read hits
system.switch_cpus03.dtb.read_misses              568                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses         358535                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            382554                       # DTB write hits
system.switch_cpus03.dtb.write_misses              54                       # DTB write misses
system.switch_cpus03.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses        187912                       # DTB write accesses
system.switch_cpus03.dtb.data_hits            1347191                       # DTB hits
system.switch_cpus03.dtb.data_misses              622                       # DTB misses
system.switch_cpus03.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus03.dtb.data_accesses         546447                       # DTB accesses
system.switch_cpus03.itb.fetch_hits           2199049                       # ITB hits
system.switch_cpus03.itb.fetch_misses             228                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses       2199277                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               28622608                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           5025326                       # Number of instructions committed
system.switch_cpus03.committedOps             5025326                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      4912859                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses         6330                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            140185                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts       828672                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            4912859                       # number of integer instructions
system.switch_cpus03.num_fp_insts                6330                       # number of float instructions
system.switch_cpus03.num_int_register_reads      6428019                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes      3618954                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         3338                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         3009                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs             1349307                       # number of memory refs
system.switch_cpus03.num_load_insts            966091                       # Number of load instructions
system.switch_cpus03.num_store_insts           383216                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     23668664.920716                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     4953943.079284                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.173078                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.826922                       # Percentage of idle cycles
system.switch_cpus03.Branches                 1055101                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass        24285      0.48%      0.48% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu         3590318     71.44%     71.92% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           8109      0.16%     72.08% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     72.08% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd           305      0.01%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv            15      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     72.09% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         982669     19.55%     91.64% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        383823      7.64%     99.28% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        36436      0.72%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          5025960                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             126204                       # DTB read hits
system.switch_cpus04.dtb.read_misses              347                       # DTB read misses
system.switch_cpus04.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           6052                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             33447                       # DTB write hits
system.switch_cpus04.dtb.write_misses              39                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          3455                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             159651                       # DTB hits
system.switch_cpus04.dtb.data_misses              386                       # DTB misses
system.switch_cpus04.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus04.dtb.data_accesses           9507                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             60765                       # ITB hits
system.switch_cpus04.itb.fetch_misses             132                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         60897                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               28685712                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            473669                       # Number of instructions committed
system.switch_cpus04.committedOps              473669                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       461847                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         2206                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              9819                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       102509                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             461847                       # number of integer instructions
system.switch_cpus04.num_fp_insts                2206                       # number of float instructions
system.switch_cpus04.num_int_register_reads       589324                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       320697                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         1109                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         1109                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              161230                       # number of memory refs
system.switch_cpus04.num_load_insts            127364                       # Number of load instructions
system.switch_cpus04.num_store_insts            33866                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     28217335.368917                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     468376.631083                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.016328                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.983672                       # Percentage of idle cycles
system.switch_cpus04.Branches                  116833                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         4709      0.99%      0.99% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          295856     62.41%     63.40% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            702      0.15%     63.55% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     63.55% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            81      0.02%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             3      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         129167     27.25%     90.81% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         33886      7.15%     97.96% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9672      2.04%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           474076                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             338708                       # DTB read hits
system.switch_cpus05.dtb.read_misses              407                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses          67940                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            144519                       # DTB write hits
system.switch_cpus05.dtb.write_misses             114                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses         36563                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             483227                       # DTB hits
system.switch_cpus05.dtb.data_misses              521                       # DTB misses
system.switch_cpus05.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus05.dtb.data_accesses         104503                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            401646                       # ITB hits
system.switch_cpus05.itb.fetch_misses             162                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        401808                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               29039892                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           1278739                       # Number of instructions committed
system.switch_cpus05.committedOps             1278739                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses      1236622                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses         7013                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             23891                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts       265279                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts            1236622                       # number of integer instructions
system.switch_cpus05.num_fp_insts                7013                       # number of float instructions
system.switch_cpus05.num_int_register_reads      1597500                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       812711                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads         4142                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes         3972                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              485097                       # number of memory refs
system.switch_cpus05.num_load_insts            340028                       # Number of load instructions
system.switch_cpus05.num_store_insts           145069                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     27760502.279893                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1279389.720107                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.044056                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.955944                       # Percentage of idle cycles
system.switch_cpus05.Branches                  304619                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass        21227      1.66%      1.66% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          748935     58.54%     60.20% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           2095      0.16%     60.37% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd          1273      0.10%     60.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     60.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     60.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           227      0.02%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         344293     26.91%     87.40% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        145239     11.35%     98.75% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        15976      1.25%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          1279265                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             138380                       # DTB read hits
system.switch_cpus06.dtb.read_misses               27                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          17279                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             31418                       # DTB write hits
system.switch_cpus06.dtb.write_misses               4                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         10730                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             169798                       # DTB hits
system.switch_cpus06.dtb.data_misses               31                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          28009                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            125556                       # ITB hits
system.switch_cpus06.itb.fetch_misses              10                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        125566                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               28654586                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            462998                       # Number of instructions committed
system.switch_cpus06.committedOps              462998                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       448871                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         1517                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              9199                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts       115949                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             448871                       # number of integer instructions
system.switch_cpus06.num_fp_insts                1517                       # number of float instructions
system.switch_cpus06.num_int_register_reads       552032                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       296068                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads          789                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes          728                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              170269                       # number of memory refs
system.switch_cpus06.num_load_insts            138670                       # Number of load instructions
system.switch_cpus06.num_store_insts            31599                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     28197730.519088                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     456855.480912                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.015944                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.984056                       # Percentage of idle cycles
system.switch_cpus06.Branches                  132205                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         6060      1.31%      1.31% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          279770     60.42%     61.73% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            929      0.20%     61.93% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     61.93% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd            45      0.01%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     61.94% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         139910     30.22%     92.16% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         31665      6.84%     99.00% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         4650      1.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           463029                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             233001                       # DTB read hits
system.switch_cpus07.dtb.read_misses               33                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses          25056                       # DTB read accesses
system.switch_cpus07.dtb.write_hits             49398                       # DTB write hits
system.switch_cpus07.dtb.write_misses               8                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses         15847                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             282399                       # DTB hits
system.switch_cpus07.dtb.data_misses               41                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses          40903                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            182552                       # ITB hits
system.switch_cpus07.itb.fetch_misses               7                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        182559                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               28622877                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            742421                       # Number of instructions committed
system.switch_cpus07.committedOps              742421                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       721785                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses         3830                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             13988                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       198422                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             721785                       # number of integer instructions
system.switch_cpus07.num_fp_insts                3830                       # number of float instructions
system.switch_cpus07.num_int_register_reads       877743                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       465155                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads         1982                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes         1848                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              283168                       # number of memory refs
system.switch_cpus07.num_load_insts            233485                       # Number of load instructions
system.switch_cpus07.num_store_insts            49683                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     27891111.309652                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     731765.690348                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.025566                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.974434                       # Percentage of idle cycles
system.switch_cpus07.Branches                  222815                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         8736      1.18%      1.18% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          440402     59.32%     60.49% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           1334      0.18%     60.67% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd           114      0.02%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         235334     31.70%     92.38% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite         49762      6.70%     99.09% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         6780      0.91%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           742462                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             178363                       # DTB read hits
system.switch_cpus08.dtb.read_misses               43                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          16720                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             35801                       # DTB write hits
system.switch_cpus08.dtb.write_misses               5                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         10654                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             214164                       # DTB hits
system.switch_cpus08.dtb.data_misses               48                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          27374                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            124295                       # ITB hits
system.switch_cpus08.itb.fetch_misses               9                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        124304                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               28622963                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            567309                       # Number of instructions committed
system.switch_cpus08.committedOps              567309                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       552554                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses         2790                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             10559                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       152715                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             552554                       # number of integer instructions
system.switch_cpus08.num_fp_insts                2790                       # number of float instructions
system.switch_cpus08.num_int_register_reads       674308                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       357515                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads         1424                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes         1366                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              214800                       # number of memory refs
system.switch_cpus08.num_load_insts            178763                       # Number of load instructions
system.switch_cpus08.num_store_insts            36037                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     28063785.354921                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     559177.645079                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.019536                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.980464                       # Percentage of idle cycles
system.switch_cpus08.Branches                  170745                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         6056      1.07%      1.07% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          338729     59.70%     60.77% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           1022      0.18%     60.95% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     60.95% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            83      0.01%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     60.97% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         180107     31.74%     92.71% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         36083      6.36%     99.07% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         5277      0.93%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           567357                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              72176                       # DTB read hits
system.switch_cpus09.dtb.read_misses               24                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           4256                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             20161                       # DTB write hits
system.switch_cpus09.dtb.write_misses               1                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses          2693                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              92337                       # DTB hits
system.switch_cpus09.dtb.data_misses               25                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           6949                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             38402                       # ITB hits
system.switch_cpus09.itb.fetch_misses               9                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         38411                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               28623049                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            272553                       # Number of instructions committed
system.switch_cpus09.committedOps              272553                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       265918                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses         1575                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              6884                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        55950                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             265918                       # number of integer instructions
system.switch_cpus09.num_fp_insts                1575                       # number of float instructions
system.switch_cpus09.num_int_register_reads       347108                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       186264                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          791                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          784                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               92770                       # number of memory refs
system.switch_cpus09.num_load_insts             72431                       # Number of load instructions
system.switch_cpus09.num_store_insts            20339                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     28354418.748324                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     268630.251676                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.009385                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.990615                       # Percentage of idle cycles
system.switch_cpus09.Branches                   66296                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         1910      0.70%      0.70% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          172906     63.43%     64.13% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            570      0.21%     64.34% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            47      0.02%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          73265     26.88%     91.24% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         20352      7.47%     98.71% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         3528      1.29%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           272578                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             111404                       # DTB read hits
system.switch_cpus10.dtb.read_misses               25                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses          12525                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             25196                       # DTB write hits
system.switch_cpus10.dtb.write_misses               3                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses          7737                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             136600                       # DTB hits
system.switch_cpus10.dtb.data_misses               28                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses          20262                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             92725                       # ITB hits
system.switch_cpus10.itb.fetch_misses               7                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         92732                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               28686021                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            375863                       # Number of instructions committed
system.switch_cpus10.committedOps              375863                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       364955                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses         1308                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              7658                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        93273                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             364955                       # number of integer instructions
system.switch_cpus10.num_fp_insts                1308                       # number of float instructions
system.switch_cpus10.num_int_register_reads       451731                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       242066                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          690                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          618                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              137027                       # number of memory refs
system.switch_cpus10.num_load_insts            111660                       # Number of load instructions
system.switch_cpus10.num_store_insts            25367                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     28314743.576721                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     371277.423279                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.012943                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.987057                       # Percentage of idle cycles
system.switch_cpus10.Branches                  106424                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         4455      1.19%      1.19% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          228683     60.84%     62.02% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            736      0.20%     62.22% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     62.22% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd            39      0.01%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     62.23% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         112689     29.98%     92.21% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         25417      6.76%     98.97% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         3872      1.03%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           375891                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             233014                       # DTB read hits
system.switch_cpus11.dtb.read_misses               34                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses          29732                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             55377                       # DTB write hits
system.switch_cpus11.dtb.write_misses               7                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses         18443                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             288391                       # DTB hits
system.switch_cpus11.dtb.data_misses               41                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses          48175                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            212964                       # ITB hits
system.switch_cpus11.itb.fetch_misses              10                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        212974                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               28643465                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            797167                       # Number of instructions committed
system.switch_cpus11.committedOps              797167                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       773489                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses         3964                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             16541                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       192886                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             773489                       # number of integer instructions
system.switch_cpus11.num_fp_insts                3964                       # number of float instructions
system.switch_cpus11.num_int_register_reads       961285                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       514599                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads         2040                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes         1924                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              289203                       # number of memory refs
system.switch_cpus11.num_load_insts            233525                       # Number of load instructions
system.switch_cpus11.num_store_insts            55678                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     27857180.151429                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     786284.848571                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.027451                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.972549                       # Percentage of idle cycles
system.switch_cpus11.Branches                  221474                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass        10269      1.29%      1.29% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          486930     61.08%     62.37% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           1672      0.21%     62.58% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     62.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd           118      0.01%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         235522     29.54%     92.14% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         55767      7.00%     99.13% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         6930      0.87%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           797208                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              96684                       # DTB read hits
system.switch_cpus12.dtb.read_misses               24                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses           8348                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             21586                       # DTB write hits
system.switch_cpus12.dtb.write_misses               2                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses          5152                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             118270                       # DTB hits
system.switch_cpus12.dtb.data_misses               26                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses          13500                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             64648                       # ITB hits
system.switch_cpus12.itb.fetch_misses               7                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         64655                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               28623303                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            328459                       # Number of instructions committed
system.switch_cpus12.committedOps              328459                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       319965                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses         1542                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              6846                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        80241                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             319965                       # number of integer instructions
system.switch_cpus12.num_fp_insts                1542                       # number of float instructions
system.switch_cpus12.num_int_register_reads       401318                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       214209                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          790                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          752                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              118705                       # number of memory refs
system.switch_cpus12.num_load_insts             96946                       # Number of load instructions
system.switch_cpus12.num_store_insts            21759                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     28299566.284697                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     323736.715303                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.011310                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.988690                       # Percentage of idle cycles
system.switch_cpus12.Branches                   91435                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         3159      0.96%      0.96% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          201521     61.35%     62.31% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            675      0.21%     62.52% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     62.52% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            46      0.01%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          97792     29.77%     92.30% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         21784      6.63%     98.93% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         3508      1.07%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           328485                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              67798                       # DTB read hits
system.switch_cpus13.dtb.read_misses               21                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses           4185                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             13944                       # DTB write hits
system.switch_cpus13.dtb.write_misses               1                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses          2574                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              81742                       # DTB hits
system.switch_cpus13.dtb.data_misses               22                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses           6759                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             35480                       # ITB hits
system.switch_cpus13.itb.fetch_misses               7                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         35487                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               28637107                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            223603                       # Number of instructions committed
system.switch_cpus13.committedOps              223603                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       218219                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          838                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              4594                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        56553                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             218219                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 838                       # number of float instructions
system.switch_cpus13.num_int_register_reads       271509                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       145429                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          428                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          410                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               82078                       # number of memory refs
system.switch_cpus13.num_load_insts             67994                       # Number of load instructions
system.switch_cpus13.num_store_insts            14084                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     28416616.924145                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     220490.075855                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.007699                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.992301                       # Percentage of idle cycles
system.switch_cpus13.Branches                   63924                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         1731      0.77%      0.77% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          136024     60.83%     61.60% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            417      0.19%     61.79% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     61.79% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd            25      0.01%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     61.80% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          68600     30.68%     92.47% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         14095      6.30%     98.78% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         2733      1.22%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           223625                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             170010                       # DTB read hits
system.switch_cpus14.dtb.read_misses               29                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses          20850                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             38295                       # DTB write hits
system.switch_cpus14.dtb.write_misses               5                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses         12889                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             208305                       # DTB hits
system.switch_cpus14.dtb.data_misses               34                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses          33739                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            150483                       # ITB hits
system.switch_cpus14.itb.fetch_misses               7                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        150490                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               28673211                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            567449                       # Number of instructions committed
system.switch_cpus14.committedOps              567449                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       550642                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses         2180                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             11188                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       143264                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             550642                       # number of integer instructions
system.switch_cpus14.num_fp_insts                2180                       # number of float instructions
system.switch_cpus14.num_int_register_reads       677989                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       362295                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads         1150                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes         1030                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              208865                       # number of memory refs
system.switch_cpus14.num_load_insts            170356                       # Number of load instructions
system.switch_cpus14.num_store_insts            38509                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     28112930.263910                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     560280.736090                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.019540                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.980460                       # Percentage of idle cycles
system.switch_cpus14.Branches                  163003                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         7181      1.27%      1.27% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          343475     60.53%     61.79% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           1127      0.20%     61.99% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     61.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd            65      0.01%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         171814     30.28%     92.28% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         38582      6.80%     99.08% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         5239      0.92%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           567483                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             148270                       # DTB read hits
system.switch_cpus15.dtb.read_misses               26                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses          12552                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             29115                       # DTB write hits
system.switch_cpus15.dtb.write_misses               3                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses          7733                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             177385                       # DTB hits
system.switch_cpus15.dtb.data_misses               29                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses          20285                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             95000                       # ITB hits
system.switch_cpus15.itb.fetch_misses               7                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         95007                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               28633674                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            470095                       # Number of instructions committed
system.switch_cpus15.committedOps              470095                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       458173                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses         1710                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              8864                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts       127026                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             458173                       # number of integer instructions
system.switch_cpus15.num_fp_insts                1710                       # number of float instructions
system.switch_cpus15.num_int_register_reads       558427                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       297216                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          888                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          822                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              177862                       # number of memory refs
system.switch_cpus15.num_load_insts            148557                       # Number of load instructions
system.switch_cpus15.num_store_insts            29305                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     28170162.083851                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     463511.916149                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.016188                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.983812                       # Percentage of idle cycles
system.switch_cpus15.Branches                  141989                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         4483      0.95%      0.95% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          280931     59.76%     60.71% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            805      0.17%     60.88% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     60.88% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd            51      0.01%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     60.89% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         149761     31.86%     92.75% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         29375      6.25%     99.00% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         4718      1.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           470124                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       464805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       157921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       182284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17508                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12806                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4702                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                731                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            212372                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1695                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15455                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35502                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9858                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8606                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         74695                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       136946                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         6094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        13060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         4842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        25870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       119610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        30572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       136244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         7202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        23919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side        59214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         7499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        13098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side        20432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        15522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         3794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         8105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         5323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         9870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        11913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side        22604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         4660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         9789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         6118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         8203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side        15700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         6102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side        12762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                646225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       206208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       316639                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        98176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       137032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       966720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      4327108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side      1130688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      4158501                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       251072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       433256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       875520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      2004280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       247552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       390576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       341120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       612752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       239232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       472368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       125568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       229440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       173696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       292144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       394240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       676944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       151936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       292264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        99264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       174552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       268928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       466392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       199680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       367864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21121712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           96151                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           563382                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.461474                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           4.382627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 331693     58.88%     58.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70372     12.49%     71.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21656      3.84%     75.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  16453      2.92%     78.13% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  13611      2.42%     80.55% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9762      1.73%     82.28% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   8304      1.47%     83.75% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   7884      1.40%     85.15% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   7528      1.34%     86.49% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   7740      1.37%     87.86% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  8106      1.44%     89.30% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  8983      1.59%     90.90% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  9715      1.72%     92.62% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 11253      2.00%     94.62% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 12704      2.25%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 16929      3.00%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   689      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563382                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
