<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\git\TRS-IO\src\fpga\nano\v1.3-xray\TRS-IO\impl\gwsynthesis\TRS-IO.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\git\TRS-IO\src\fpga\nano\v1.3-xray\TRS-IO\src\trs-io.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 23 22:11:37 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1876</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1055</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;">69.962(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-57.509</td>
<td>48</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.034</td>
<td>bram/dpb_inst_15/DOA[0]</td>
<td>trs_data_7_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>13.894</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.931</td>
<td>bram/dpb_inst_4/DOA[0]</td>
<td>trs_data_2_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>13.791</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.783</td>
<td>bram/dpb_inst_1/DOA[0]</td>
<td>trs_data_0_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>13.642</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.739</td>
<td>bram/dpb_inst_11/DOA[0]</td>
<td>trs_data_5_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>13.598</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.646</td>
<td>bram/dpb_inst_2/DOA[0]</td>
<td>trs_data_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>13.505</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.966</td>
<td>bram/dpb_inst_9/DOA[0]</td>
<td>trs_data_4_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>12.825</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.323</td>
<td>bram/dpb_inst_13/DOA[0]</td>
<td>trs_data_6_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>12.182</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.184</td>
<td>bram/dpb_inst_6/DOA[0]</td>
<td>trs_data_3_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>12.043</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.382</td>
<td>trigger_action_s0/Q</td>
<td>bram/dpb_inst_4/CEB</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.454</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.082</td>
<td>CSr_1_s0/Q</td>
<td>params[2]_5_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.298</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.011</td>
<td>trigger_action_s0/Q</td>
<td>bram/dpb_inst_9/CEB</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.083</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.997</td>
<td>trigger_action_s0/Q</td>
<td>bram/dpb_inst_11/CEB</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.069</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.995</td>
<td>trigger_action_s0/Q</td>
<td>bram/dpb_inst_8/CEB</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.068</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.962</td>
<td>trigger_action_s0/Q</td>
<td>bram/dpb_inst_14/CEB</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.034</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.961</td>
<td>CSr_1_s0/Q</td>
<td>remaining_bits_to_send_5_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.820</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.961</td>
<td>CSr_1_s0/Q</td>
<td>remaining_bits_to_send_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.820</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.862</td>
<td>trigger_action_s0/Q</td>
<td>bram/dpb_inst_1/CEB</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.935</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.798</td>
<td>CSr_1_s0/Q</td>
<td>params[0]_2_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.014</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.798</td>
<td>CSr_1_s0/Q</td>
<td>params[0]_3_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.014</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.774</td>
<td>remaining_bits_to_send_6_s0/Q</td>
<td>byte_data_sent_7_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.633</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.760</td>
<td>bram/dpb_inst_0/DOB[0]</td>
<td>byte_out_0_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.619</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.719</td>
<td>CSr_1_s0/Q</td>
<td>params[2]_1_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.935</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.719</td>
<td>CSr_1_s0/Q</td>
<td>params[2]_7_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.935</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.710</td>
<td>CSr_1_s0/Q</td>
<td>params[2]_4_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.926</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.617</td>
<td>bram/dpb_inst_4/DOB[0]</td>
<td>byte_out_2_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.476</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>counter_25ms_0_s0/Q</td>
<td>counter_25ms_0_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>remaining_bits_to_send_1_s0/Q</td>
<td>remaining_bits_to_send_1_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>bitcnt_2_s0/Q</td>
<td>bitcnt_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>bytes_to_read_2_s0/Q</td>
<td>bytes_to_read_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>idx_2_s0/Q</td>
<td>idx_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>bitcnt_1_s2/Q</td>
<td>bitcnt_1_s2/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>remaining_bits_to_send_0_s0/Q</td>
<td>remaining_bits_to_send_0_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>remaining_bits_to_send_4_s0/Q</td>
<td>remaining_bits_to_send_4_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>bytes_to_read_1_s0/Q</td>
<td>bytes_to_read_1_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>idx_1_s0/Q</td>
<td>idx_1_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.727</td>
<td>params[1]_3_s0/Q</td>
<td>bram/dpb_inst_6/ADB[11]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>fdc_sector_idx_6_s0/Q</td>
<td>fdc_sector_idx_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>counter_25ms_2_s0/Q</td>
<td>counter_25ms_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>counter_25ms_6_s0/Q</td>
<td>counter_25ms_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>counter_25ms_8_s0/Q</td>
<td>counter_25ms_8_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>counter_25ms_12_s0/Q</td>
<td>counter_25ms_12_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>counter_25ms_14_s0/Q</td>
<td>counter_25ms_14_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>counter_25ms_18_s0/Q</td>
<td>counter_25ms_18_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>counter_25ms_20_s0/Q</td>
<td>counter_25ms_20_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.732</td>
<td>fdc_sector_idx_2_s0/Q</td>
<td>fdc_sector_idx_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>21</td>
<td>0.753</td>
<td>params[1]_3_s0/Q</td>
<td>bram/dpb_inst_3/ADB[11]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.913</td>
</tr>
<tr>
<td>22</td>
<td>0.753</td>
<td>params[1]_4_s0/Q</td>
<td>bram/dpb_inst_3/ADB[12]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.913</td>
</tr>
<tr>
<td>23</td>
<td>0.753</td>
<td>params[1]_1_s0/Q</td>
<td>bram/dpb_inst_2/ADB[9]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.913</td>
</tr>
<tr>
<td>24</td>
<td>0.819</td>
<td>TRS_A_6_s0/Q</td>
<td>bram/dpb_inst_3/ADA[6]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>25</td>
<td>0.822</td>
<td>TRS_A_12_s0/Q</td>
<td>bram/dpb_inst_6/ADA[12]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.897</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>io_trigger_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TRS_A_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cmd_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>params[2]_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>fdc_sector_idx_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>params[2]_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.302</td>
<td>4.552</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>TRS_INT_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bram/dpb_inst_15/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bram/dpb_inst_15/DOA[0]</td>
</tr>
<tr>
<td>7.687</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>bram/mux_inst_7/I1</td>
</tr>
<tr>
<td>8.786</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">bram/mux_inst_7/O</td>
</tr>
<tr>
<td>10.240</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>n1494_s5/I0</td>
</tr>
<tr>
<td>11.042</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n1494_s5/F</td>
</tr>
<tr>
<td>11.461</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n1494_s1/I3</td>
</tr>
<tr>
<td>12.283</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n1494_s1/F</td>
</tr>
<tr>
<td>15.683</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">trs_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>trs_data_7_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[B]</td>
<td>trs_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.723, 19.599%; route: 7.711, 55.497%; tC2Q: 3.460, 24.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bram/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_4/DOA[0]</td>
</tr>
<tr>
<td>8.316</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>bram/mux_inst_2/I0</td>
</tr>
<tr>
<td>9.138</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">bram/mux_inst_2/O</td>
</tr>
<tr>
<td>10.421</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>n1499_s4/I0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">n1499_s4/F</td>
</tr>
<tr>
<td>11.868</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>n1499_s1/I3</td>
</tr>
<tr>
<td>12.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">n1499_s1/F</td>
</tr>
<tr>
<td>15.580</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[B]</td>
<td style=" font-weight:bold;">trs_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[B]</td>
<td>trs_data_2_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[B]</td>
<td>trs_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 15.039%; route: 8.257, 59.871%; tC2Q: 3.460, 25.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bram/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">bram/dpb_inst_1/DOA[0]</td>
</tr>
<tr>
<td>7.687</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>bram/mux_inst_0/I1</td>
</tr>
<tr>
<td>8.786</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">bram/mux_inst_0/O</td>
</tr>
<tr>
<td>9.925</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>n1501_s4/I0</td>
</tr>
<tr>
<td>10.986</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n1501_s4/F</td>
</tr>
<tr>
<td>11.405</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>n1501_s1/I3</td>
</tr>
<tr>
<td>12.031</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">n1501_s1/F</td>
</tr>
<tr>
<td>15.432</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[A]</td>
<td style=" font-weight:bold;">trs_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td>trs_data_0_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[A]</td>
<td>trs_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 20.422%; route: 7.396, 54.216%; tC2Q: 3.460, 25.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_11</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bram/dpb_inst_11/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">bram/dpb_inst_11/DOA[0]</td>
</tr>
<tr>
<td>7.667</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>bram/mux_inst_5/I1</td>
</tr>
<tr>
<td>8.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">bram/mux_inst_5/O</td>
</tr>
<tr>
<td>10.049</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>n1496_s4/I0</td>
</tr>
<tr>
<td>10.675</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">n1496_s4/F</td>
</tr>
<tr>
<td>11.479</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>n1496_s1/I3</td>
</tr>
<tr>
<td>12.301</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">n1496_s1/F</td>
</tr>
<tr>
<td>15.388</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">trs_data_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>trs_data_5_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>trs_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 18.731%; route: 7.591, 55.824%; tC2Q: 3.460, 25.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bram/dpb_inst_2/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">bram/dpb_inst_2/DOA[0]</td>
</tr>
<tr>
<td>7.023</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>bram/mux_inst_1/I0</td>
</tr>
<tr>
<td>8.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">bram/mux_inst_1/O</td>
</tr>
<tr>
<td>9.993</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>n1500_s4/I2</td>
</tr>
<tr>
<td>10.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">n1500_s4/F</td>
</tr>
<tr>
<td>10.625</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>n1500_s1/I2</td>
</tr>
<tr>
<td>11.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">n1500_s1/F</td>
</tr>
<tr>
<td>15.295</td>
<td>3.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">trs_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>trs_data_1_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>trs_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 20.415%; route: 7.288, 53.965%; tC2Q: 3.460, 25.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bram/dpb_inst_9/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bram/dpb_inst_9/DOA[0]</td>
</tr>
<tr>
<td>7.667</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>bram/mux_inst_4/I1</td>
</tr>
<tr>
<td>8.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">bram/mux_inst_4/O</td>
</tr>
<tr>
<td>9.458</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>n1497_s4/I0</td>
</tr>
<tr>
<td>10.484</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">n1497_s4/F</td>
</tr>
<tr>
<td>10.903</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>n1497_s1/I3</td>
</tr>
<tr>
<td>11.529</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">n1497_s1/F</td>
</tr>
<tr>
<td>14.615</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">trs_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>trs_data_4_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[A]</td>
<td>trs_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 19.290%; route: 6.891, 53.732%; tC2Q: 3.460, 26.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_13</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bram/dpb_inst_13/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bram/dpb_inst_13/DOA[0]</td>
</tr>
<tr>
<td>7.667</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>bram/mux_inst_6/I1</td>
</tr>
<tr>
<td>8.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">bram/mux_inst_6/O</td>
</tr>
<tr>
<td>9.628</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>n1495_s4/I0</td>
</tr>
<tr>
<td>10.254</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">n1495_s4/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>n1495_s1/I3</td>
</tr>
<tr>
<td>10.885</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">n1495_s1/F</td>
</tr>
<tr>
<td>13.972</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">trs_data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>trs_data_6_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>trs_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 17.025%; route: 6.648, 54.572%; tC2Q: 3.460, 28.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bram/dpb_inst_6/CLKA</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bram/dpb_inst_6/DOA[0]</td>
</tr>
<tr>
<td>6.539</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>bram/mux_inst_3/I0</td>
</tr>
<tr>
<td>7.638</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">bram/mux_inst_3/O</td>
</tr>
<tr>
<td>9.262</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>n1498_s4/I0</td>
</tr>
<tr>
<td>10.084</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">n1498_s4/F</td>
</tr>
<tr>
<td>10.089</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>n1498_s1/I3</td>
</tr>
<tr>
<td>10.911</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">n1498_s1/F</td>
</tr>
<tr>
<td>13.833</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">trs_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>trs_data_3_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>trs_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 22.777%; route: 5.840, 48.493%; tC2Q: 3.460, 28.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n2371_s6/I3</td>
</tr>
<tr>
<td>4.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n2371_s6/F</td>
</tr>
<tr>
<td>5.795</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>enb_s1/I3</td>
</tr>
<tr>
<td>6.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">enb_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>enb_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">enb_s0/F</td>
</tr>
<tr>
<td>9.224</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>bram/gowin_add_lut2_BLKSELB_dpb_inst_4/I1</td>
</tr>
<tr>
<td>10.285</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">bram/gowin_add_lut2_BLKSELB_dpb_inst_4/F</td>
</tr>
<tr>
<td>12.244</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_4/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bram/dpb_inst_4/CLKB</td>
</tr>
<tr>
<td>10.862</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bram/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 32.638%; route: 6.584, 62.978%; tC2Q: 0.458, 4.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>params[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>n2133_s1/I0</td>
</tr>
<tr>
<td>5.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">n2133_s1/F</td>
</tr>
<tr>
<td>7.119</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>n2215_s1/I3</td>
</tr>
<tr>
<td>8.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">n2215_s1/F</td>
</tr>
<tr>
<td>9.614</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>n2215_s0/I1</td>
</tr>
<tr>
<td>10.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">n2215_s0/F</td>
</tr>
<tr>
<td>12.088</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">params[2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>params[2]_5_s0/CLK</td>
</tr>
<tr>
<td>11.006</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>params[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 30.657%; route: 6.683, 64.892%; tC2Q: 0.458, 4.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n2371_s6/I3</td>
</tr>
<tr>
<td>4.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n2371_s6/F</td>
</tr>
<tr>
<td>5.795</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>enb_s1/I3</td>
</tr>
<tr>
<td>6.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">enb_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>enb_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">enb_s0/F</td>
</tr>
<tr>
<td>9.190</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>bram/gowin_add_lut2_BLKSELB_dpb_inst_9/I1</td>
</tr>
<tr>
<td>10.251</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">bram/gowin_add_lut2_BLKSELB_dpb_inst_9/F</td>
</tr>
<tr>
<td>11.873</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bram/dpb_inst_9/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bram/dpb_inst_9/CLKB</td>
</tr>
<tr>
<td>10.862</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 33.839%; route: 6.213, 61.615%; tC2Q: 0.458, 4.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n2371_s6/I3</td>
</tr>
<tr>
<td>4.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n2371_s6/F</td>
</tr>
<tr>
<td>5.795</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>enb_s1/I3</td>
</tr>
<tr>
<td>6.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">enb_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>enb_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">enb_s0/F</td>
</tr>
<tr>
<td>9.224</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>bram/gowin_add_lut2_BLKSELB_dpb_inst_11/I1</td>
</tr>
<tr>
<td>10.285</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">bram/gowin_add_lut2_BLKSELB_dpb_inst_11/F</td>
</tr>
<tr>
<td>11.859</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">bram/dpb_inst_11/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bram/dpb_inst_11/CLKB</td>
</tr>
<tr>
<td>10.862</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>bram/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 33.885%; route: 6.199, 61.563%; tC2Q: 0.458, 4.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n2371_s6/I3</td>
</tr>
<tr>
<td>4.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n2371_s6/F</td>
</tr>
<tr>
<td>5.795</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>enb_s1/I3</td>
</tr>
<tr>
<td>6.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">enb_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>enb_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">enb_s0/F</td>
</tr>
<tr>
<td>9.224</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>bram/gowin_add_lut2_BLKSELB_dpb_inst_8/I1</td>
</tr>
<tr>
<td>10.285</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">bram/gowin_add_lut2_BLKSELB_dpb_inst_8/F</td>
</tr>
<tr>
<td>11.858</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_8/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bram/dpb_inst_8/CLKB</td>
</tr>
<tr>
<td>10.862</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bram/dpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 33.891%; route: 6.197, 61.557%; tC2Q: 0.458, 4.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n2371_s6/I3</td>
</tr>
<tr>
<td>4.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n2371_s6/F</td>
</tr>
<tr>
<td>5.795</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>enb_s1/I3</td>
</tr>
<tr>
<td>6.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">enb_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>enb_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">enb_s0/F</td>
</tr>
<tr>
<td>8.726</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>bram/gowin_add_lut2_BLKSELB_dpb_inst_14/I1</td>
</tr>
<tr>
<td>9.787</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">bram/gowin_add_lut2_BLKSELB_dpb_inst_14/F</td>
</tr>
<tr>
<td>11.824</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_14/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_14/CLKB</td>
</tr>
<tr>
<td>10.862</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 34.004%; route: 6.164, 61.429%; tC2Q: 0.458, 4.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.557</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>n2272_s0/I1</td>
</tr>
<tr>
<td>5.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">n2272_s0/F</td>
</tr>
<tr>
<td>8.213</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n850_s1/I3</td>
</tr>
<tr>
<td>9.245</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>9.256</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>n851_s1/I1</td>
</tr>
<tr>
<td>10.078</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>n852_s0/I2</td>
</tr>
<tr>
<td>11.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">n852_s0/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 39.898%; route: 5.444, 55.435%; tC2Q: 0.458, 4.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.557</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>n2272_s0/I1</td>
</tr>
<tr>
<td>5.589</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">n2272_s0/F</td>
</tr>
<tr>
<td>8.213</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>n850_s1/I3</td>
</tr>
<tr>
<td>9.245</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>9.256</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>n851_s1/I1</td>
</tr>
<tr>
<td>10.078</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>n851_s0/I2</td>
</tr>
<tr>
<td>11.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">n851_s0/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>remaining_bits_to_send_6_s0/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>remaining_bits_to_send_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 39.898%; route: 5.444, 55.435%; tC2Q: 0.458, 4.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>3.391</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n2371_s6/I3</td>
</tr>
<tr>
<td>4.490</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n2371_s6/F</td>
</tr>
<tr>
<td>5.795</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>enb_s1/I3</td>
</tr>
<tr>
<td>6.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">enb_s1/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>enb_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">enb_s0/F</td>
</tr>
<tr>
<td>9.844</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>bram/gowin_add_lut2_BLKSELB_dpb_inst_1/I1</td>
</tr>
<tr>
<td>10.646</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">bram/gowin_add_lut2_BLKSELB_dpb_inst_1/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">bram/dpb_inst_1/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bram/dpb_inst_1/CLKB</td>
</tr>
<tr>
<td>10.862</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bram/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.153, 31.738%; route: 6.323, 63.649%; tC2Q: 0.458, 4.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>params[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>n2133_s1/I0</td>
</tr>
<tr>
<td>5.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">n2133_s1/F</td>
</tr>
<tr>
<td>7.119</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>n2215_s1/I3</td>
</tr>
<tr>
<td>8.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">n2215_s1/F</td>
</tr>
<tr>
<td>9.614</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>n2183_s0/I1</td>
</tr>
<tr>
<td>10.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">n2183_s0/F</td>
</tr>
<tr>
<td>11.804</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">params[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>params[0]_2_s0/CLK</td>
</tr>
<tr>
<td>11.006</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>params[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 31.526%; route: 6.399, 63.897%; tC2Q: 0.458, 4.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>params[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>n2133_s1/I0</td>
</tr>
<tr>
<td>5.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">n2133_s1/F</td>
</tr>
<tr>
<td>7.119</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>n2215_s1/I3</td>
</tr>
<tr>
<td>8.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">n2215_s1/F</td>
</tr>
<tr>
<td>9.614</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>n2183_s0/I1</td>
</tr>
<tr>
<td>10.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">n2183_s0/F</td>
</tr>
<tr>
<td>11.804</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">params[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>params[0]_3_s0/CLK</td>
</tr>
<tr>
<td>11.006</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>params[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 31.526%; route: 6.399, 63.897%; tC2Q: 0.458, 4.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_data_sent_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>remaining_bits_to_send_6_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_6_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>n854_s1/I2</td>
</tr>
<tr>
<td>3.736</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">n854_s1/F</td>
</tr>
<tr>
<td>4.164</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>byte_received_s3/I3</td>
</tr>
<tr>
<td>4.790</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">byte_received_s3/F</td>
</tr>
<tr>
<td>5.606</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>n776_s1/I2</td>
</tr>
<tr>
<td>6.638</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">n776_s1/F</td>
</tr>
<tr>
<td>6.676</td>
<td>0.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n776_s0/I2</td>
</tr>
<tr>
<td>7.708</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n776_s0/F</td>
</tr>
<tr>
<td>11.423</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[A]</td>
<td style=" font-weight:bold;">byte_data_sent_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td>byte_data_sent_7_s0/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[A]</td>
<td>byte_data_sent_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.751, 38.938%; route: 5.424, 56.304%; tC2Q: 0.458, 4.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bram/dpb_inst_0/DOB[0]</td>
</tr>
<tr>
<td>7.686</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>bram/mux_inst_8/I0</td>
</tr>
<tr>
<td>8.785</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">bram/mux_inst_8/O</td>
</tr>
<tr>
<td>9.760</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>n1662_s4/I1</td>
</tr>
<tr>
<td>10.582</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">n1662_s4/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>n1662_s1/I3</td>
</tr>
<tr>
<td>11.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">n1662_s1/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">byte_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>byte_out_0_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>byte_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 28.516%; route: 3.416, 35.514%; tC2Q: 3.460, 35.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>params[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>n2133_s1/I0</td>
</tr>
<tr>
<td>5.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">n2133_s1/F</td>
</tr>
<tr>
<td>7.119</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>n2215_s1/I3</td>
</tr>
<tr>
<td>8.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">n2215_s1/F</td>
</tr>
<tr>
<td>9.614</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>n2215_s0/I1</td>
</tr>
<tr>
<td>10.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">n2215_s0/F</td>
</tr>
<tr>
<td>11.725</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">params[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>params[2]_1_s0/CLK</td>
</tr>
<tr>
<td>11.006</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>params[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 31.777%; route: 6.320, 63.610%; tC2Q: 0.458, 4.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>params[2]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>n2133_s1/I0</td>
</tr>
<tr>
<td>5.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">n2133_s1/F</td>
</tr>
<tr>
<td>7.119</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>n2215_s1/I3</td>
</tr>
<tr>
<td>8.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">n2215_s1/F</td>
</tr>
<tr>
<td>9.614</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>n2215_s0/I1</td>
</tr>
<tr>
<td>10.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">n2215_s0/F</td>
</tr>
<tr>
<td>11.725</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">params[2]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>params[2]_7_s0/CLK</td>
</tr>
<tr>
<td>11.006</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>params[2]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 31.777%; route: 6.320, 63.610%; tC2Q: 0.458, 4.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>params[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>CSr_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">CSr_1_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>n2133_s1/I0</td>
</tr>
<tr>
<td>5.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C21[2][A]</td>
<td style=" background: #97FFFF;">n2133_s1/F</td>
</tr>
<tr>
<td>7.119</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>n2215_s1/I3</td>
</tr>
<tr>
<td>8.151</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">n2215_s1/F</td>
</tr>
<tr>
<td>9.614</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>n2215_s0/I1</td>
</tr>
<tr>
<td>10.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">n2215_s0/F</td>
</tr>
<tr>
<td>11.716</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">params[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>params[2]_4_s0/CLK</td>
</tr>
<tr>
<td>11.006</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>params[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 31.806%; route: 6.310, 63.576%; tC2Q: 0.458, 4.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bram/dpb_inst_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>bram/dpb_inst_4/CLKB</td>
</tr>
<tr>
<td>5.250</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_4/DOB[0]</td>
</tr>
<tr>
<td>8.315</td>
<td>3.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>bram/mux_inst_10/I0</td>
</tr>
<tr>
<td>9.347</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">bram/mux_inst_10/O</td>
</tr>
<tr>
<td>10.167</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>n1660_s1/I0</td>
</tr>
<tr>
<td>11.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">n1660_s1/F</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">byte_out_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.049</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>byte_out_2_s1/CLK</td>
</tr>
<tr>
<td>10.649</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>byte_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 22.487%; route: 3.885, 41.001%; tC2Q: 3.460, 36.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>counter_25ms_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>n1309_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">n1309_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>counter_25ms_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>counter_25ms_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>remaining_bits_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_1_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>remaining_bits_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>remaining_bits_to_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>n711_s0/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">n711_s0/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>n451_s8/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">n451_s8/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>bytes_to_read_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">idx_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n446_s5/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n446_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>n712_s2/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">n712_s2/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>bitcnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>remaining_bits_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_0_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>n857_s0/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">n857_s0/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>remaining_bits_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>remaining_bits_to_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>remaining_bits_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_4_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>n853_s0/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">n853_s0/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>remaining_bits_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>remaining_bits_to_send_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>bytes_to_read_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bytes_to_read_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>bytes_to_read_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">bytes_to_read_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>n452_s7/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">n452_s7/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">bytes_to_read_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>bytes_to_read_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>bytes_to_read_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>idx_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">idx_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>n447_s5/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">n447_s5/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">idx_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>idx_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>idx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>params[1]_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">params[1]_3_s0/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bram/dpb_inst_6/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bram/dpb_inst_6/CLKB</td>
</tr>
<tr>
<td>1.891</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bram/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 62.419%; tC2Q: 0.333, 37.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>fdc_sector_idx_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">fdc_sector_idx_6_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td>n1403_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">n1403_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">fdc_sector_idx_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>fdc_sector_idx_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>counter_25ms_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>n1307_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">n1307_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>counter_25ms_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>counter_25ms_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>counter_25ms_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_6_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C35[0][A]</td>
<td>n1303_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">n1303_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>counter_25ms_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>counter_25ms_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>counter_25ms_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_8_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C35[1][A]</td>
<td>n1301_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">n1301_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>counter_25ms_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>counter_25ms_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>counter_25ms_12_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_12_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td>n1297_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">n1297_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>counter_25ms_12_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>counter_25ms_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>counter_25ms_14_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_14_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C36[1][A]</td>
<td>n1295_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">n1295_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>counter_25ms_14_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>counter_25ms_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>counter_25ms_18_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_18_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C37[0][A]</td>
<td>n1291_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">n1291_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>counter_25ms_18_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>counter_25ms_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>counter_25ms_20_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_20_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C37[1][A]</td>
<td>n1289_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" background: #97FFFF;">n1289_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>counter_25ms_20_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>counter_25ms_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdc_sector_idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdc_sector_idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>fdc_sector_idx_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">fdc_sector_idx_2_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>n1407_s/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">n1407_s/SUM</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">fdc_sector_idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>fdc_sector_idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>fdc_sector_idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>params[1]_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">params[1]_3_s0/Q</td>
</tr>
<tr>
<td>2.643</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">bram/dpb_inst_3/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bram/dpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.891</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bram/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.472%; tC2Q: 0.333, 36.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>params[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R13C18[2][A]</td>
<td style=" font-weight:bold;">params[1]_4_s0/Q</td>
</tr>
<tr>
<td>2.644</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">bram/dpb_inst_3/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bram/dpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.891</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bram/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.580, 63.508%; tC2Q: 0.333, 36.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>params[1]_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">params[1]_1_s0/Q</td>
</tr>
<tr>
<td>2.644</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">bram/dpb_inst_2/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bram/dpb_inst_2/CLKB</td>
</tr>
<tr>
<td>1.891</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>bram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.580, 63.508%; tC2Q: 0.333, 36.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>TRS_A_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">TRS_A_6_s0/Q</td>
</tr>
<tr>
<td>2.624</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">bram/dpb_inst_3/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bram/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bram/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 62.706%; tC2Q: 0.333, 37.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>TRS_A_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>TRS_A_12_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">TRS_A_12_s0/Q</td>
</tr>
<tr>
<td>2.628</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bram/dpb_inst_6/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>208</td>
<td>PLL_R</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bram/dpb_inst_6/CLKA</td>
</tr>
<tr>
<td>1.806</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bram/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.842%; tC2Q: 0.333, 37.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_trigger_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_trigger_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_trigger_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TRS_A_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TRS_A_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TRS_A_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cmd_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cmd_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cmd_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>params[2]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>params[2]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>params[2]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fdc_sector_idx_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fdc_sector_idx_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fdc_sector_idx_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fdc_sector_idx_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fdc_sector_idx_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>params[2]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>params[2]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>params[2]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TRS_INT_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.176</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.438</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TRS_INT_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.990</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TRS_INT_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>208</td>
<td>clk</td>
<td>-5.034</td>
<td>0.262</td>
</tr>
<tr>
<td>25</td>
<td>n1284_3</td>
<td>2.371</td>
<td>1.810</td>
</tr>
<tr>
<td>24</td>
<td>TRS_A[2]</td>
<td>-1.643</td>
<td>3.457</td>
</tr>
<tr>
<td>24</td>
<td>TRS_A[3]</td>
<td>-1.721</td>
<td>3.473</td>
</tr>
<tr>
<td>23</td>
<td>TRS_A[0]</td>
<td>-1.425</td>
<td>3.442</td>
</tr>
<tr>
<td>23</td>
<td>TRS_A[1]</td>
<td>-0.672</td>
<td>3.134</td>
</tr>
<tr>
<td>20</td>
<td>TRS_A[14]</td>
<td>-2.672</td>
<td>2.160</td>
</tr>
<tr>
<td>19</td>
<td>params[0][0]</td>
<td>1.905</td>
<td>2.982</td>
</tr>
<tr>
<td>19</td>
<td>params[0][1]</td>
<td>1.729</td>
<td>3.288</td>
</tr>
<tr>
<td>19</td>
<td>params[0][2]</td>
<td>1.926</td>
<td>3.420</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
