{
  "design": {
    "design_info": {
      "boundary_crc": "0x52E475B263D2113A",
      "device": "xc7a200tsbg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "rst_clk_wiz_1_100M": "",
      "axi_uartlite_0": "",
      "video_ss": {
        "v_vid_in_axi4s_0": "",
        "rgb2dvi_0": "",
        "v_axi4s_vid_out_0": "",
        "axi_vdma_0": "",
        "one": "",
        "xlconstant_0": "",
        "input_pxl_clk_reset": "",
        "v_tc_output": "",
        "keep_true": "",
        "user_image_width_height_gpio": "",
        "user_width_height_start_gpio": "",
        "user_hue_gpio": "",
        "read_average_gpio": "",
        "video_proc_interconnet": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {}
        },
        "dvi2rgb_0": "",
        "user_sat_val_gpio": "",
        "display_angle_gpio": "",
        "disp_voltage_current_gpio": "",
        "disp_pause_gpio": "",
        "cropping_0": "",
        "disp_current": "",
        "disp_voltage": "",
        "disp_pause": "",
        "disp_angle": ""
      },
      "peripheral_ss": {
        "servo_pwm_1": "",
        "axi_iic_0": "",
        "h_bridge_gpio": "",
        "sw_gpio": "",
        "range_finder_uart": "",
        "h_bridge_pwm": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {}
        },
        "xadc_wiz_0": ""
      },
      "MIG_AXI_Interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {
          "auto_ds": ""
        }
      },
      "mig_7series_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "system_ila_0": "",
      "rst_design_1_160M": ""
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "power_monitor_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "rangefinder_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "hdmi_in": {
        "mode": "Slave",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "vp_vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "h_bridge_pwm": {
        "direction": "O"
      },
      "servo_pwm_1": {
        "direction": "O"
      },
      "h_bridge_dir_gpio": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "switch_input": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "hdmi_in_hpd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hdmi_rx_txen": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "design_1_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > design_1 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_microblaze_0_xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_1_mdm_1_0"
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_1_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "video_ss": {
        "interface_ports": {
          "hdmi_in": {
            "mode": "Slave",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "hdmi_in_ddc": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "hdmi_out": {
            "mode": "Master",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "vdma_axi_lite": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ap_ctrl_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ui_clk_200": {
            "type": "clk",
            "direction": "I"
          },
          "ui_clk": {
            "type": "clk",
            "direction": "I"
          },
          "mig_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "hdmi_in_hpd": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "hdmi_rx_txen": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ui_clk_160": {
            "type": "clk",
            "direction": "I"
          },
          "mig_locked": {
            "type": "rst",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "ui_clk_74": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
            "xci_name": "design_1_v_vid_in_axi4s_0_0",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "rgb2dvi_0": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
            "xci_name": "design_1_rgb2dvi_0_0",
            "parameters": {
              "kClkRange": {
                "value": "3"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "design_1_v_axi4s_vid_out_0_0",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "0"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "0"
              }
            }
          },
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0_0",
            "parameters": {
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "24"
              },
              "c_num_fstores": {
                "value": "1"
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1"
          },
          "input_pxl_clk_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "v_tc_output": {
            "vlnv": "xilinx.com:ip:v_tc:6.1",
            "xci_name": "design_1_v_tc_0_2",
            "parameters": {
              "HAS_AXI4_LITE": {
                "value": "false"
              },
              "VIDEO_MODE": {
                "value": "720p"
              },
              "enable_detection": {
                "value": "false"
              }
            }
          },
          "keep_true": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_2_0",
            "parameters": {
              "CONST_VAL": {
                "value": "7"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "user_image_width_height_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x0000005A"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x0000005A"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "user_width_height_start_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_1_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x0000049C"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x0000026C"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "user_hue_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_1_2",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000014"
              },
              "C_GPIO_WIDTH": {
                "value": "9"
              }
            }
          },
          "read_average_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_2",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "24"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "video_proc_interconnet": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m00_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m01_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "video_proc_interconnet_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_video_proc_interconnet": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "video_proc_interconnet_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "video_proc_interconnet_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "dvi2rgb_0": {
            "vlnv": "digilentinc.com:ip:dvi2rgb:2.0",
            "xci_name": "design_1_dvi2rgb_0_0",
            "parameters": {
              "kAddBUFG": {
                "value": "false"
              },
              "kClkRange": {
                "value": "3"
              },
              "kEdidFileName": {
                "value": "dgl_720p_cea.data"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "user_sat_val_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_3",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000032"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x00000032"
              },
              "C_GPIO2_WIDTH": {
                "value": "8"
              },
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "display_angle_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_4",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              }
            }
          },
          "disp_voltage_current_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_5",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "disp_pause_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_6",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "cropping_0": {
            "vlnv": "xilinx.com:module_ref:cropping:1.0",
            "xci_name": "design_1_cropping_0_0",
            "parameters": {
              "IMAGE_HEIGHT": {
                "value": "720"
              },
              "IMAGE_WIDTH": {
                "value": "1280"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cropping",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "m_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "s_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "USER_IMAGE_WIDTH": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "USER_IMAGE_HEIGHT": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "USER_WIDTH_START": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "USER_HEIGHT_START": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "USER_HUE": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "USER_SATURATION": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "USER_VALUE": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "average": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "line_detected": {
                "direction": "O"
              }
            }
          },
          "disp_current": {
            "vlnv": "xilinx.com:module_ref:display:1.0",
            "xci_name": "design_1_disp_angle1_0",
            "parameters": {
              "START_HEIGHT": {
                "value": "128"
              },
              "START_WIDTH": {
                "value": "0"
              },
              "UNIT": {
                "value": "current"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "display",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "m_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "s_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "angle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "disp_voltage": {
            "vlnv": "xilinx.com:module_ref:display:1.0",
            "xci_name": "design_1_disp_angle_3",
            "parameters": {
              "START_HEIGHT": {
                "value": "0"
              },
              "START_WIDTH": {
                "value": "0"
              },
              "UNIT": {
                "value": "voltage"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "display",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "m_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "s_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "angle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "disp_pause": {
            "vlnv": "xilinx.com:module_ref:display:1.0",
            "xci_name": "design_1_disp_voltage_0",
            "parameters": {
              "START_HEIGHT": {
                "value": "128"
              },
              "START_WIDTH": {
                "value": "6"
              },
              "UNIT": {
                "value": "stopgo"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "display",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "m_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "s_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "angle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "disp_angle": {
            "vlnv": "xilinx.com:module_ref:display:1.0",
            "xci_name": "design_1_display_0_0",
            "parameters": {
              "START_HEIGHT": {
                "value": "0"
              },
              "START_WIDTH": {
                "value": "6"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "display",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "m_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "s_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_mig_7series_0_0_ui_clk",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "160000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "angle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "axi_vdma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_vdma_0/M_AXI_S2MM"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "video_proc_interconnet/S00_AXI"
            ]
          },
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_vdma_0/M_AXI_MM2S"
            ]
          },
          "dvi2rgb_0_DDC": {
            "interface_ports": [
              "hdmi_in_ddc",
              "dvi2rgb_0/DDC"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vid_io_out",
              "rgb2dvi_0/RGB"
            ]
          },
          "microblaze_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "vdma_axi_lite",
              "axi_vdma_0/S_AXI_LITE"
            ]
          },
          "v_tc_output_vtiming_out": {
            "interface_ports": [
              "v_tc_output/vtiming_out",
              "v_axi4s_vid_out_0/vtiming_in"
            ]
          },
          "axi_vdma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma_0/M_AXIS_MM2S",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "rgb2dvi_0_TMDS": {
            "interface_ports": [
              "hdmi_out",
              "rgb2dvi_0/TMDS"
            ]
          },
          "video_proc_interconnet_M00_AXI": {
            "interface_ports": [
              "user_width_height_start_gpio/S_AXI",
              "video_proc_interconnet/M00_AXI"
            ]
          },
          "video_proc_interconnet_M02_AXI": {
            "interface_ports": [
              "user_image_width_height_gpio/S_AXI",
              "video_proc_interconnet/M02_AXI"
            ]
          },
          "dvi2rgb_0_RGB": {
            "interface_ports": [
              "v_vid_in_axi4s_0/vid_io_in",
              "dvi2rgb_0/RGB"
            ]
          },
          "disp_angle_m_axis": {
            "interface_ports": [
              "disp_angle/m_axis",
              "disp_voltage/s_axis"
            ]
          },
          "video_proc_interconnet_M07_AXI": {
            "interface_ports": [
              "disp_pause_gpio/S_AXI",
              "video_proc_interconnet/M07_AXI"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "cropping_0/s_axis",
              "v_vid_in_axi4s_0/video_out",
              "s_axis"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "disp_voltage_m_axis": {
            "interface_ports": [
              "disp_voltage/m_axis",
              "disp_current/s_axis"
            ]
          },
          "disp_current_m_axis": {
            "interface_ports": [
              "disp_current/m_axis",
              "disp_pause/s_axis"
            ]
          },
          "TMDS_0_1": {
            "interface_ports": [
              "hdmi_in",
              "dvi2rgb_0/TMDS"
            ]
          },
          "cropping_0_m_axis": {
            "interface_ports": [
              "cropping_0/m_axis",
              "disp_angle/s_axis"
            ]
          },
          "video_proc_interconnet_M05_AXI": {
            "interface_ports": [
              "video_proc_interconnet/M05_AXI",
              "display_angle_gpio/S_AXI"
            ]
          },
          "disp_pause_m_axis": {
            "interface_ports": [
              "disp_pause/m_axis",
              "axi_vdma_0/S_AXIS_S2MM"
            ]
          },
          "video_proc_interconnet_M03_AXI": {
            "interface_ports": [
              "read_average_gpio/S_AXI",
              "video_proc_interconnet/M03_AXI"
            ]
          },
          "video_proc_interconnet_M01_AXI": {
            "interface_ports": [
              "user_hue_gpio/S_AXI",
              "video_proc_interconnet/M01_AXI"
            ]
          },
          "video_proc_interconnet_M04_AXI": {
            "interface_ports": [
              "user_sat_val_gpio/S_AXI",
              "video_proc_interconnet/M04_AXI"
            ]
          },
          "video_proc_interconnet_M06_AXI": {
            "interface_ports": [
              "disp_voltage_current_gpio/S_AXI",
              "video_proc_interconnet/M06_AXI"
            ]
          }
        },
        "nets": {
          "mig_7series_0_ui_addn_clk_0": {
            "ports": [
              "ui_clk_200",
              "dvi2rgb_0/RefClk"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "ui_clk",
              "axi_vdma_0/s_axi_lite_aclk",
              "axi_vdma_0/m_axi_mm2s_aclk",
              "axi_vdma_0/m_axi_s2mm_aclk",
              "video_proc_interconnet/S00_ACLK",
              "user_image_width_height_gpio/s_axi_aclk",
              "video_proc_interconnet/M02_ACLK",
              "user_width_height_start_gpio/s_axi_aclk",
              "video_proc_interconnet/M00_ACLK",
              "user_hue_gpio/s_axi_aclk",
              "video_proc_interconnet/M01_ACLK",
              "read_average_gpio/s_axi_aclk",
              "video_proc_interconnet/M03_ACLK",
              "video_proc_interconnet/ACLK",
              "user_sat_val_gpio/s_axi_aclk",
              "video_proc_interconnet/M04_ACLK",
              "video_proc_interconnet/M05_ACLK",
              "display_angle_gpio/s_axi_aclk",
              "disp_voltage_current_gpio/s_axi_aclk",
              "video_proc_interconnet/M06_ACLK",
              "disp_pause_gpio/s_axi_aclk",
              "video_proc_interconnet/M07_ACLK"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "mig_resetn",
              "axi_vdma_0/axi_resetn",
              "v_vid_in_axi4s_0/aresetn",
              "video_proc_interconnet/S00_ARESETN",
              "user_image_width_height_gpio/s_axi_aresetn",
              "video_proc_interconnet/M02_ARESETN",
              "user_width_height_start_gpio/s_axi_aresetn",
              "video_proc_interconnet/M00_ARESETN",
              "user_hue_gpio/s_axi_aresetn",
              "video_proc_interconnet/M01_ARESETN",
              "read_average_gpio/s_axi_aresetn",
              "video_proc_interconnet/M03_ARESETN",
              "video_proc_interconnet/ARESETN",
              "user_sat_val_gpio/s_axi_aresetn",
              "video_proc_interconnet/M04_ARESETN",
              "video_proc_interconnet/M05_ARESETN",
              "display_angle_gpio/s_axi_aresetn",
              "disp_voltage_current_gpio/s_axi_aresetn",
              "video_proc_interconnet/M06_ARESETN",
              "disp_pause_gpio/s_axi_aresetn",
              "video_proc_interconnet/M07_ARESETN",
              "cropping_0/rstn",
              "disp_current/rstn",
              "disp_voltage/rstn",
              "disp_pause/rstn",
              "disp_angle/rstn"
            ]
          },
          "one_dout": {
            "ports": [
              "one/dout",
              "hdmi_in_hpd"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "hdmi_rx_txen"
            ]
          },
          "dvi2rgb_0_PixelClk": {
            "ports": [
              "dvi2rgb_0/PixelClk",
              "v_vid_in_axi4s_0/vid_io_in_clk",
              "input_pxl_clk_reset/slowest_sync_clk"
            ]
          },
          "dvi2rgb_0_pLocked": {
            "ports": [
              "dvi2rgb_0/pLocked",
              "input_pxl_clk_reset/dcm_locked"
            ]
          },
          "input_pxl_clk_reset_peripheral_reset": {
            "ports": [
              "input_pxl_clk_reset/peripheral_reset",
              "v_vid_in_axi4s_0/vid_io_in_reset"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_output/gen_clken"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "input_pxl_clk_reset/ext_reset_in"
            ]
          },
          "PixelClk_1": {
            "ports": [
              "ui_clk_74",
              "rgb2dvi_0/PixelClk",
              "v_tc_output/clk",
              "v_axi4s_vid_out_0/aclk",
              "axi_vdma_0/m_axis_mm2s_aclk"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "keep_true/dout",
              "axi_vdma_0/s_axis_s2mm_tkeep"
            ]
          },
          "aRst_n_1": {
            "ports": [
              "mig_locked",
              "dvi2rgb_0/aRst_n"
            ]
          },
          "ui_clk_160_1": {
            "ports": [
              "ui_clk_160",
              "v_vid_in_axi4s_0/aclk",
              "axi_vdma_0/s_axis_s2mm_aclk",
              "cropping_0/clk",
              "disp_current/clk",
              "disp_voltage/clk",
              "disp_pause/clk",
              "disp_angle/clk"
            ]
          },
          "user_width_height_start_gpio_gpio_io_o": {
            "ports": [
              "user_width_height_start_gpio/gpio_io_o",
              "cropping_0/USER_WIDTH_START"
            ]
          },
          "user_width_height_start_gpio_gpio2_io_o": {
            "ports": [
              "user_width_height_start_gpio/gpio2_io_o",
              "cropping_0/USER_HEIGHT_START"
            ]
          },
          "user_image_width_height_gpio_gpio_io_o": {
            "ports": [
              "user_image_width_height_gpio/gpio_io_o",
              "cropping_0/USER_IMAGE_WIDTH"
            ]
          },
          "user_image_width_height_gpio_gpio2_io_o": {
            "ports": [
              "user_image_width_height_gpio/gpio2_io_o",
              "cropping_0/USER_IMAGE_HEIGHT"
            ]
          },
          "cropping_0_average": {
            "ports": [
              "cropping_0/average",
              "read_average_gpio/gpio_io_i"
            ]
          },
          "user_threshold_gpio_gpio_io_o": {
            "ports": [
              "user_hue_gpio/gpio_io_o",
              "cropping_0/USER_HUE"
            ]
          },
          "user_sat_val_gpio_gpio_io_o": {
            "ports": [
              "user_sat_val_gpio/gpio_io_o",
              "cropping_0/USER_SATURATION"
            ]
          },
          "user_sat_val_gpio_gpio2_io_o": {
            "ports": [
              "user_sat_val_gpio/gpio2_io_o",
              "cropping_0/USER_VALUE"
            ]
          },
          "display_angle_gpio_gpio_io_o": {
            "ports": [
              "display_angle_gpio/gpio_io_o",
              "disp_angle/angle"
            ]
          },
          "disp_voltage_current_gpio2_io_o": {
            "ports": [
              "disp_voltage_current_gpio/gpio2_io_o",
              "disp_current/angle"
            ]
          },
          "disp_voltage_current_gpio_io_o": {
            "ports": [
              "disp_voltage_current_gpio/gpio_io_o",
              "disp_voltage/angle"
            ]
          },
          "disp_pause_gpio_gpio_io_o": {
            "ports": [
              "disp_pause_gpio/gpio_io_o",
              "disp_pause/angle"
            ]
          },
          "cropping_0_line_detected": {
            "ports": [
              "cropping_0/line_detected",
              "read_average_gpio/gpio2_io_i"
            ]
          }
        }
      },
      "peripheral_ss": {
        "interface_ports": {
          "power_monitor_iic": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "rangefinder_uart": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "vp_vn": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux0_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux1_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          }
        },
        "ports": {
          "servo_pwm_1": {
            "direction": "O"
          },
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "h_bridge_dir_gpio": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "switch_input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "h_bridge_pwm": {
            "direction": "O"
          },
          "temp_out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        },
        "components": {
          "servo_pwm_1": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_1_axi_timer_0_0"
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_axi_iic_0_0"
          },
          "h_bridge_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "sw_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_1_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "0"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "Custom"
              }
            }
          },
          "range_finder_uart": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "design_1_axi_uartlite_1_0"
          },
          "h_bridge_pwm": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_1_axi_timer_0_1"
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_microblaze_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "11"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "11"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m08_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "m10_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN"
                ]
              }
            }
          },
          "xadc_wiz_0": {
            "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
            "xci_name": "design_1_xadc_wiz_0_0",
            "parameters": {
              "AVERAGE_ENABLE_TEMPERATURE": {
                "value": "true"
              },
              "CHANNEL_AVERAGING": {
                "value": "16"
              },
              "CHANNEL_ENABLE_CALIBRATION": {
                "value": "false"
              },
              "CHANNEL_ENABLE_TEMPERATURE": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP0_VAUXN0": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP1_VAUXN1": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VP_VN": {
                "value": "true"
              },
              "ENABLE_RESET": {
                "value": "false"
              },
              "ENABLE_TEMP_BUS": {
                "value": "true"
              },
              "EXTERNAL_MUX_CHANNEL": {
                "value": "VP_VN"
              },
              "INTERFACE_SELECTION": {
                "value": "Enable_AXI"
              },
              "OT_ALARM": {
                "value": "false"
              },
              "SEQUENCER_MODE": {
                "value": "Continuous"
              },
              "SINGLE_CHANNEL_SELECTION": {
                "value": "TEMPERATURE"
              },
              "USER_TEMP_ALARM": {
                "value": "false"
              },
              "VCCAUX_ALARM": {
                "value": "false"
              },
              "VCCINT_ALARM": {
                "value": "false"
              },
              "XADC_STARUP_SELECTION": {
                "value": "channel_sequencer"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "M09_AXI",
              "microblaze_0_axi_periph/M09_AXI"
            ]
          },
          "axi_iic_0_IIC": {
            "interface_ports": [
              "power_monitor_iic",
              "axi_iic_0/IIC"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M05_AXI",
              "axi_iic_0/S_AXI"
            ]
          },
          "microblaze_0_axi_dp": {
            "interface_ports": [
              "S00_AXI",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "M10_AXI",
              "microblaze_0_axi_periph/M10_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "Vaux0_0",
              "xadc_wiz_0/Vaux0"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "h_bridge_pwm/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "vp_vn",
              "xadc_wiz_0/Vp_Vn"
            ]
          },
          "microblaze_0_intc_axi": {
            "interface_ports": [
              "M00_AXI",
              "microblaze_0_axi_periph/M00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M07_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M07_AXI",
              "xadc_wiz_0/s_axi_lite"
            ]
          },
          "range_finder_uart_UART": {
            "interface_ports": [
              "rangefinder_uart",
              "range_finder_uart/UART"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "Vaux1_0",
              "xadc_wiz_0/Vaux1"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M06_AXI",
              "h_bridge_gpio/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M08_AXI",
              "sw_gpio/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M03_AXI",
              "servo_pwm_1/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M02_AXI",
              "range_finder_uart/S_AXI"
            ]
          }
        },
        "nets": {
          "servo_pwm_1_pwm0": {
            "ports": [
              "servo_pwm_1/pwm0",
              "servo_pwm_1"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "ACLK",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "range_finder_uart/s_axi_aclk",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "h_bridge_pwm/s_axi_aclk",
              "microblaze_0_axi_periph/M04_ACLK",
              "axi_iic_0/s_axi_aclk",
              "microblaze_0_axi_periph/M05_ACLK",
              "h_bridge_gpio/s_axi_aclk",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/M07_ACLK",
              "sw_gpio/s_axi_aclk",
              "microblaze_0_axi_periph/M08_ACLK",
              "microblaze_0_axi_periph/M09_ACLK",
              "microblaze_0_axi_periph/M10_ACLK",
              "servo_pwm_1/s_axi_aclk",
              "xadc_wiz_0/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "ARESETN",
              "microblaze_0_axi_periph/ARESETN",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "range_finder_uart/s_axi_aresetn",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "h_bridge_pwm/s_axi_aresetn",
              "microblaze_0_axi_periph/M04_ARESETN",
              "axi_iic_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M05_ARESETN",
              "h_bridge_gpio/s_axi_aresetn",
              "microblaze_0_axi_periph/M06_ARESETN",
              "microblaze_0_axi_periph/M07_ARESETN",
              "sw_gpio/s_axi_aresetn",
              "microblaze_0_axi_periph/M08_ARESETN",
              "microblaze_0_axi_periph/M09_ARESETN",
              "microblaze_0_axi_periph/M10_ARESETN",
              "servo_pwm_1/s_axi_aresetn",
              "xadc_wiz_0/s_axi_aresetn"
            ]
          },
          "h_bridge_gpio_gpio_io_o": {
            "ports": [
              "h_bridge_gpio/gpio_io_o",
              "h_bridge_dir_gpio"
            ]
          },
          "gpio_io_i_0_1": {
            "ports": [
              "switch_input",
              "sw_gpio/gpio_io_i"
            ]
          },
          "h_bridge_pwm": {
            "ports": [
              "h_bridge_pwm/pwm0",
              "h_bridge_pwm"
            ]
          },
          "xadc_wiz_0_temp_out": {
            "ports": [
              "xadc_wiz_0/temp_out",
              "temp_out"
            ]
          }
        }
      },
      "MIG_AXI_Interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "MIG_AXI_Interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "MIG_AXI_Interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "m00_couplers_to_MIG_AXI_Interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "MIG_AXI_Interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "MIG_AXI_Interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr3_sdram"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_2",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_3",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_0_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "rst_design_1_160M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_design_1_160M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "video_ss/M_AXI_MM2S",
          "MIG_AXI_Interconnect/S00_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "peripheral_ss/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "peripheral_ss/M09_AXI",
          "video_ss/vdma_axi_lite"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "Vp_Vn_0_1": {
        "interface_ports": [
          "vp_vn",
          "peripheral_ss/vp_vn"
        ]
      },
      "video_ss_M_AXI_S2MM": {
        "interface_ports": [
          "video_ss/M_AXI_S2MM",
          "MIG_AXI_Interconnect/S01_AXI"
        ]
      },
      "dvi2rgb_0_DDC": {
        "interface_ports": [
          "hdmi_in_ddc",
          "video_ss/hdmi_in_ddc"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "MIG_AXI_Interconnect_M00_AXI": {
        "interface_ports": [
          "MIG_AXI_Interconnect/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "power_monitor_iic",
          "peripheral_ss/power_monitor_iic"
        ]
      },
      "TMDS_0_1": {
        "interface_ports": [
          "hdmi_in",
          "video_ss/hdmi_in"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "peripheral_ss/S00_AXI"
        ]
      },
      "rgb2dvi_0_TMDS": {
        "interface_ports": [
          "hdmi_out",
          "video_ss/hdmi_out"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "peripheral_ss/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "video_ss/S00_AXI"
        ]
      },
      "Conn": {
        "interface_ports": [
          "system_ila_0/SLOT_0_AXIS",
          "video_ss/s_axis"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "Vaux0_0_1": {
        "interface_ports": [
          "Vaux0_0",
          "peripheral_ss/Vaux0_0"
        ]
      },
      "Vaux1_0_1": {
        "interface_ports": [
          "Vaux1_0",
          "peripheral_ss/Vaux1_0"
        ]
      },
      "range_finder_uart_UART": {
        "interface_ports": [
          "rangefinder_uart",
          "peripheral_ss/rangefinder_uart"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "video_ss/mig_resetn",
          "peripheral_ss/ARESETN",
          "MIG_AXI_Interconnect/S00_ARESETN",
          "MIG_AXI_Interconnect/M00_ARESETN",
          "MIG_AXI_Interconnect/S01_ARESETN",
          "mig_7series_0/aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "h_bridge_pwm": {
        "ports": [
          "peripheral_ss/h_bridge_pwm",
          "h_bridge_pwm"
        ]
      },
      "servo_pwm_1_pwm0": {
        "ports": [
          "peripheral_ss/servo_pwm_1",
          "servo_pwm_1"
        ]
      },
      "h_bridge_gpio_gpio_io_o": {
        "ports": [
          "peripheral_ss/h_bridge_dir_gpio",
          "h_bridge_dir_gpio"
        ]
      },
      "gpio_io_i_0_1": {
        "ports": [
          "switch_input",
          "peripheral_ss/switch_input"
        ]
      },
      "video_ss_hdmi_in_hpd": {
        "ports": [
          "video_ss/hdmi_in_hpd",
          "hdmi_in_hpd"
        ]
      },
      "video_ss_hdmi_rx_txen": {
        "ports": [
          "video_ss/hdmi_rx_txen",
          "hdmi_rx_txen"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_uartlite_0/s_axi_aclk",
          "video_ss/ui_clk",
          "peripheral_ss/ACLK",
          "MIG_AXI_Interconnect/ACLK",
          "MIG_AXI_Interconnect/S00_ACLK",
          "MIG_AXI_Interconnect/S01_ACLK",
          "MIG_AXI_Interconnect/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "video_ss/mig_locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_clk_wiz_1_100M/interconnect_aresetn",
          "MIG_AXI_Interconnect/ARESETN"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "video_ss/reset",
          "mig_7series_0/sys_rst"
        ]
      },
      "peripheral_ss_temp_out": {
        "ports": [
          "peripheral_ss/temp_out",
          "mig_7series_0/device_temp_i"
        ]
      },
      "ui_clk_200_1": {
        "ports": [
          "mig_7series_0/ui_addn_clk_1",
          "video_ss/ui_clk_200",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "mig_7series_0_ui_addn_clk_1": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "video_ss/ui_clk_74"
        ]
      },
      "ui_clk_160_1": {
        "ports": [
          "mig_7series_0/ui_addn_clk_2",
          "video_ss/ui_clk_160",
          "system_ila_0/clk",
          "rst_design_1_160M/slowest_sync_clk"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "rst_design_1_160M_peripheral_aresetn": {
        "ports": [
          "rst_design_1_160M/peripheral_aresetn",
          "system_ila_0/resetn"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "rst_design_1_160M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/peripheral_ss/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/video_ss/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_disp_pause_gpio_Reg": {
                "address_block": "/video_ss/disp_pause_gpio/S_AXI/Reg",
                "offset": "0x40090000",
                "range": "64K"
              },
              "SEG_disp_voltage_current_Reg": {
                "address_block": "/video_ss/disp_voltage_current_gpio/S_AXI/Reg",
                "offset": "0x40080000",
                "range": "64K"
              },
              "SEG_display_angle_gpio_Reg": {
                "address_block": "/video_ss/display_angle_gpio/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_h_bridge_gpio_Reg": {
                "address_block": "/peripheral_ss/h_bridge_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_h_bridge_pwm_Reg": {
                "address_block": "/peripheral_ss/h_bridge_pwm/S_AXI/Reg",
                "offset": "0x41C10000",
                "range": "64K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_range_finder_uart_Reg": {
                "address_block": "/peripheral_ss/range_finder_uart/S_AXI/Reg",
                "offset": "0x40610000",
                "range": "64K"
              },
              "SEG_read_average_gpio_Reg": {
                "address_block": "/video_ss/read_average_gpio/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_servo_pwm_1_Reg": {
                "address_block": "/peripheral_ss/servo_pwm_1/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_sw_gpio_Reg": {
                "address_block": "/peripheral_ss/sw_gpio/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_user_image_width_height_gpio_Reg": {
                "address_block": "/video_ss/user_image_width_height_gpio/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_user_sat_val_gpio_Reg": {
                "address_block": "/video_ss/user_sat_val_gpio/S_AXI/Reg",
                "offset": "0x40060000",
                "range": "64K"
              },
              "SEG_user_threshold_gpio_Reg": {
                "address_block": "/video_ss/user_hue_gpio/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_user_width_height_start_gpio_Reg": {
                "address_block": "/video_ss/user_width_height_start_gpio/S_AXI/Reg",
                "offset": "0x40050000",
                "range": "64K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/peripheral_ss/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/video_ss/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}