library ieee;
use ieee.std_logic_1164.all;

entity deber is
	port (Resetn, Clock, X1, X2: in std_logic;
			Q1, Q2: out std_logic);
end deber;

architecture comportamiento of leccion is
	type estado is (A, B, C);
	signal y: estado;
begin
	process (resetn, clock)
		if resetn = '0' then y <= A;
		elsif clock'event and clock = '1' then
			case y
				when A =>
					if X = '0' and Y = '0' then y <= A;
					elsif X = '0' and Y = '1' then y <= e2;
					elsif X = '1' and Y = '0' then y <= e1;
					else y <= e0;
					end if;
				when B =>
					if X = '0' and Y = '0' then y <= e0;
					elsif X = '0' and Y = '1' then y <= e2;
					elsif X = '1' and Y = '0' then y <= e1;
					else y <= e0;
					end if;
				when C =>
					if X = '0' and Y = '0' then y <= e0;
					elsif X = '0' and Y = '1' then y <= e2;
					elsif X = '1' and Y = '0' then y <= e1;
					else y <= e0;
					end if;
				
