Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 23 09:08:01 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count/Q_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count1/Q_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gFSM/State_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gFSM/State_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: gFSM/State_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.076        0.000                      0                  140        0.237        0.000                      0                  140        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.076        0.000                      0                  140        0.237        0.000                      0                  140        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.275ns (57.769%)  route 1.663ns (42.231%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d1/CLK
    SLICE_X0Y4           FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.718     6.296    d1/counter[2]
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.299     6.595 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.595    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    d1/counter_next0_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    d1/counter_next0_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    d1/counter_next0_carry__1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.487    d1/counter_next0_carry__2_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.821 r  d1/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.945     8.766    d1/counter_next0[18]
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.331     9.097 r  d1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.097    d1/counter_next[18]
    SLICE_X0Y7           FDPE                                         r  d1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d1/CLK
    SLICE_X0Y7           FDPE                                         r  d1/counter_reg[18]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDPE (Setup_fdpe_C_D)        0.075    15.173    d1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 d3/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.125ns (55.416%)  route 1.710ns (44.584%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.635     5.156    d3/CLK
    SLICE_X5Y6           FDPE                                         r  d3/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  d3/counter_reg[5]/Q
                         net (fo=3, routed)           0.726     6.301    d3/counter_reg_n_0_[5]
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.299     6.600 r  d3/counter_next0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     6.600    d3/counter_next0_carry__0_i_4__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.132 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    d3/counter_next0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    d3/counter_next0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.360    d3/counter_next0_carry__2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.673 r  d3/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.984     8.657    d3/counter_next0_carry__3_n_4
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.334     8.991 r  d3/counter[20]_i_1__1/O
                         net (fo=1, routed)           0.000     8.991    d3/counter[20]_i_1__1_n_0
    SLICE_X3Y7           FDPE                                         r  d3/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d3/CLK
    SLICE_X3Y7           FDPE                                         r  d3/counter_reg[20]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDPE (Setup_fdpe_C_D)        0.075    15.159    d3/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.161ns (56.622%)  route 1.656ns (43.378%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d1/CLK
    SLICE_X0Y4           FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.718     6.296    d1/counter[2]
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.299     6.595 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.595    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    d1/counter_next0_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    d1/counter_next0_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    d1/counter_next0_carry__1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.487    d1/counter_next0_carry__2_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.709 r  d1/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.938     8.647    d1/counter_next0[17]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.329     8.976 r  d1/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.976    d1/counter_next[17]
    SLICE_X3Y6           FDPE                                         r  d1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.519    14.860    d1/CLK
    SLICE_X3Y6           FDPE                                         r  d1/counter_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_D)        0.075    15.174    d1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 2.259ns (59.293%)  route 1.551ns (40.707%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.569     5.090    d4/CLK
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.419     5.509 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.739     6.248    d4/counter_reg_n_0_[2]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.299     6.547 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.547    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.080 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.080    d4/counter_next0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    d4/counter_next0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    d4/counter_next0_carry__1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.431    d4/counter_next0_carry__2_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.754 r  d4/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.812     8.566    d4/counter_next0_carry__3_n_6
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.334     8.900 r  d4/counter[18]_i_1__2/O
                         net (fo=1, routed)           0.000     8.900    d4/counter[18]_i_1__2_n_0
    SLICE_X15Y9          FDPE                                         r  d4/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.448    14.789    d4/CLK
    SLICE_X15Y9          FDPE                                         r  d4/counter_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X15Y9          FDPE (Setup_fdpe_C_D)        0.075    15.103    d4/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 d3/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 2.141ns (55.694%)  route 1.703ns (44.306%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.635     5.156    d3/CLK
    SLICE_X5Y6           FDPE                                         r  d3/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  d3/counter_reg[5]/Q
                         net (fo=3, routed)           0.726     6.301    d3/counter_reg_n_0_[5]
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.299     6.600 r  d3/counter_next0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     6.600    d3/counter_next0_carry__0_i_4__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.132 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    d3/counter_next0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    d3/counter_next0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.360    d3/counter_next0_carry__2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.694 r  d3/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.978     8.671    d3/counter_next0_carry__3_n_6
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.329     9.000 r  d3/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000     9.000    d3/counter[18]_i_1__1_n_0
    SLICE_X6Y7           FDPE                                         r  d3/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.516    14.857    d3/CLK
    SLICE_X6Y7           FDPE                                         r  d3/counter_reg[18]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDPE (Setup_fdpe_C_D)        0.118    15.213    d3/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 2.252ns (59.395%)  route 1.540ns (40.605%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.569     5.090    d4/CLK
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.419     5.509 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.739     6.248    d4/counter_reg_n_0_[2]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.299     6.547 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.547    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.080 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.080    d4/counter_next0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    d4/counter_next0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    d4/counter_next0_carry__1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.431    d4/counter_next0_carry__2_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.746 r  d4/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.801     8.547    d4/counter_next0_carry__3_n_4
    SLICE_X15Y9          LUT3 (Prop_lut3_I0_O)        0.335     8.882 r  d4/counter[20]_i_1__2/O
                         net (fo=1, routed)           0.000     8.882    d4/counter[20]_i_1__2_n_0
    SLICE_X15Y9          FDPE                                         r  d4/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.448    14.789    d4/CLK
    SLICE_X15Y9          FDPE                                         r  d4/counter_reg[20]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X15Y9          FDPE (Setup_fdpe_C_D)        0.075    15.103    d4/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.257ns (59.785%)  route 1.518ns (40.215%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d1/CLK
    SLICE_X0Y4           FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.718     6.296    d1/counter[2]
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.299     6.595 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.595    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    d1/counter_next0_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    d1/counter_next0_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    d1/counter_next0_carry__1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.487    d1/counter_next0_carry__2_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.800 r  d1/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.801     8.600    d1/counter_next0[20]
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.334     8.934 r  d1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.934    d1/counter_next[20]
    SLICE_X0Y7           FDPE                                         r  d1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d1/CLK
    SLICE_X0Y7           FDPE                                         r  d1/counter_reg[20]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDPE (Setup_fdpe_C_D)        0.075    15.173    d1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 d3/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 2.027ns (54.207%)  route 1.712ns (45.793%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.635     5.156    d3/CLK
    SLICE_X5Y6           FDPE                                         r  d3/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDPE (Prop_fdpe_C_Q)         0.419     5.575 f  d3/counter_reg[5]/Q
                         net (fo=3, routed)           0.726     6.301    d3/counter_reg_n_0_[5]
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.299     6.600 r  d3/counter_next0_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     6.600    d3/counter_next0_carry__0_i_4__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.132 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    d3/counter_next0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    d3/counter_next0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.360    d3/counter_next0_carry__2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 r  d3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.987     8.569    d3/counter_next0_carry__3_n_7
    SLICE_X2Y7           LUT3 (Prop_lut3_I0_O)        0.327     8.896 r  d3/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     8.896    d3/counter[17]_i_1__1_n_0
    SLICE_X2Y7           FDPE                                         r  d3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.518    14.859    d3/CLK
    SLICE_X2Y7           FDPE                                         r  d3/counter_reg[17]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDPE (Setup_fdpe_C_D)        0.118    15.202    d3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 d1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 2.161ns (58.440%)  route 1.537ns (41.560%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.638     5.159    d1/CLK
    SLICE_X0Y4           FDPE                                         r  d1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.718     6.296    d1/counter[2]
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.299     6.595 r  d1/counter_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.595    d1/counter_next0_carry_i_3_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.145 r  d1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.145    d1/counter_next0_carry_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    d1/counter_next0_carry__0_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    d1/counter_next0_carry__1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.707 r  d1/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.819     8.526    d1/counter_next0[14]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.331     8.857 r  d1/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.857    d1/counter_next[14]
    SLICE_X3Y6           FDPE                                         r  d1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.519    14.860    d1/CLK
    SLICE_X3Y6           FDPE                                         r  d1/counter_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_D)        0.075    15.174    d1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 2.142ns (58.003%)  route 1.551ns (41.997%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.569     5.090    d4/CLK
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.419     5.509 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.739     6.248    d4/counter_reg_n_0_[2]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.299     6.547 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.547    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.080 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.080    d4/counter_next0_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    d4/counter_next0_carry__0_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    d4/counter_next0_carry__1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.637 r  d4/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.812     8.449    d4/counter_next0_carry__2_n_6
    SLICE_X15Y8          LUT3 (Prop_lut3_I0_O)        0.334     8.783 r  d4/counter[14]_i_1__2/O
                         net (fo=1, routed)           0.000     8.783    d4/counter[14]_i_1__2_n_0
    SLICE_X15Y8          FDPE                                         r  d4/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.449    14.790    d4/CLK
    SLICE_X15Y8          FDPE                                         r  d4/counter_reg[14]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X15Y8          FDPE (Setup_fdpe_C_D)        0.075    15.104    d4/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 d4/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.556%)  route 0.171ns (47.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    d4/CLK
    SLICE_X13Y6          FDCE                                         r  d4/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  d4/state_reg[0]/Q
                         net (fo=23, routed)          0.171     1.761    d4/state[0]
    SLICE_X15Y6          LUT3 (Prop_lut3_I1_O)        0.048     1.809 r  d4/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.809    d4/counter[2]_i_1__2_n_0
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    d4/CLK
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[2]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y6          FDPE (Hold_fdpe_C_D)         0.107     1.572    d4/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d4/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.157%)  route 0.171ns (47.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    d4/CLK
    SLICE_X13Y6          FDCE                                         r  d4/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  d4/state_reg[0]/Q
                         net (fo=23, routed)          0.171     1.761    d4/state[0]
    SLICE_X15Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  d4/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.806    d4/counter[1]_i_1__2_n_0
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    d4/CLK
    SLICE_X15Y6          FDPE                                         r  d4/counter_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y6          FDPE (Hold_fdpe_C_D)         0.091     1.556    d4/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    count/CLK
    SLICE_X11Y6          FDRE                                         r  count/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  count/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.117     1.707    count/Q_reg_reg[11]
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  count/Q_reg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    count/Q_reg_reg[8]_i_1__0_n_4
    SLICE_X11Y6          FDRE                                         r  count/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    count/CLK
    SLICE_X11Y6          FDRE                                         r  count/Q_reg_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    count/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.565     1.448    count/CLK
    SLICE_X11Y9          FDRE                                         r  count/Q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  count/Q_reg_reg[23]/Q
                         net (fo=2, routed)           0.117     1.706    count/Q_reg_reg[23]
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  count/Q_reg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    count/Q_reg_reg[20]_i_1__0_n_4
    SLICE_X11Y9          FDRE                                         r  count/Q_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.835     1.962    count/CLK
    SLICE_X11Y9          FDRE                                         r  count/Q_reg_reg[23]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    count/Q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d4/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    d4/CLK
    SLICE_X13Y6          FDPE                                         r  d4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.590 f  d4/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.758    d4/counter_reg_n_0_[0]
    SLICE_X13Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  d4/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    d4/counter[0]_i_1__2_n_0
    SLICE_X13Y6          FDPE                                         r  d4/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    d4/CLK
    SLICE_X13Y6          FDPE                                         r  d4/counter_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y6          FDPE (Hold_fdpe_C_D)         0.091     1.540    d4/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.565     1.448    count/CLK
    SLICE_X11Y7          FDRE                                         r  count/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  count/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.119     1.708    count/Q_reg_reg[15]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  count/Q_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.816    count/Q_reg_reg[12]_i_1__0_n_4
    SLICE_X11Y7          FDRE                                         r  count/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.835     1.962    count/CLK
    SLICE_X11Y7          FDRE                                         r  count/Q_reg_reg[15]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.105     1.553    count/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    count/CLK
    SLICE_X11Y4          FDRE                                         r  count/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  count/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.710    count/Q_reg_reg[3]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  count/Q_reg_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.818    count/Q_reg_reg[0]_i_1__0_n_4
    SLICE_X11Y4          FDRE                                         r  count/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    count/CLK
    SLICE_X11Y4          FDRE                                         r  count/Q_reg_reg[3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    count/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    count/CLK
    SLICE_X11Y5          FDRE                                         r  count/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  count/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.710    count/Q_reg_reg[7]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  count/Q_reg_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.818    count/Q_reg_reg[4]_i_1__0_n_4
    SLICE_X11Y5          FDRE                                         r  count/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    count/CLK
    SLICE_X11Y5          FDRE                                         r  count/Q_reg_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    count/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.565     1.448    count/CLK
    SLICE_X11Y8          FDRE                                         r  count/Q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  count/Q_reg_reg[19]/Q
                         net (fo=2, routed)           0.120     1.709    count/Q_reg_reg[19]
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  count/Q_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.817    count/Q_reg_reg[16]_i_1__0_n_4
    SLICE_X11Y8          FDRE                                         r  count/Q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.835     1.962    count/CLK
    SLICE_X11Y8          FDRE                                         r  count/Q_reg_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.105     1.553    count/Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count1/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.449    count1/CLK
    SLICE_X8Y4           FDRE                                         r  count1/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  count1/Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     1.739    count1/Q_reg_reg[2]
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  count1/Q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    count1/Q_reg_reg[0]_i_1_n_5
    SLICE_X8Y4           FDRE                                         r  count1/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.836     1.963    count1/CLK
    SLICE_X8Y4           FDRE                                         r  count1/Q_reg_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.134     1.583    count1/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    count/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y6    count/Q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y6    count/Q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y7    count/Q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y8    count/Q_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y8    count/Q_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y8    count/Q_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    count/Q_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y9    count/Q_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y9    count/Q_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y9    count/Q_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y9    count/Q_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y9    count/Q_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y10   count/Q_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y10   count/Q_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     count1/Q_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y9     count1/Q_reg_reg[21]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     d1/counter_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     d1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    count/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    count/Q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    count/Q_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    count/Q_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    count/Q_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    count/Q_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    count/Q_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    count/Q_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    count/Q_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    count/Q_reg_reg[5]/C



