Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Sep  9 05:39:44 2025
| Host         : arthur-nathaniel running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timing_example_timing_summary_routed.rpt -pb timing_example_timing_summary_routed.pb -rpx timing_example_timing_summary_routed.rpx -warn_on_violation
| Design       : timing_example
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  97          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.872      -44.184                     62                  128        0.296        0.000                      0                  128        0.845        0.000                       0                   115  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.872      -44.184                     62                  128        0.296        0.000                      0                  128        0.845        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           62  Failing Endpoints,  Worst Slack       -0.872ns,  Total Violation      -44.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      2.411     7.075 r  mult1_reg/PCOUT[0]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_153
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      2.411     7.075 r  mult1_reg/PCOUT[10]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_143
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      2.411     7.075 r  mult1_reg/PCOUT[11]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_142
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      2.411     7.075 r  mult1_reg/PCOUT[12]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_141
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      2.411     7.075 r  mult1_reg/PCOUT[13]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_140
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      2.411     7.075 r  mult1_reg/PCOUT[14]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_139
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      2.411     7.075 r  mult1_reg/PCOUT[15]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_138
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      2.411     7.075 r  mult1_reg/PCOUT[16]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_137
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      2.411     7.075 r  mult1_reg/PCOUT[17]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_136
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 mult1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_r_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 2.411ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 7.305 - 3.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.659     4.664    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      2.411     7.075 r  mult1_reg/PCOUT[18]
                         net (fo=1, routed)           0.002     7.077    mult1_reg_n_135
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     7.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
                         clock pessimism              0.335     7.640    
                         clock uncertainty           -0.035     7.604    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.204    y_r_reg
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.126ns (43.272%)  route 0.165ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126     1.609 r  y_r_reg/P[24]
                         net (fo=1, routed)           0.165     1.774    y_r_reg_n_81
    SLICE_X11Y46         FDRE                                         r  y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  y_reg[24]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.070     1.478    y_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.126ns (43.272%)  route 0.165ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126     1.609 r  y_r_reg/P[25]
                         net (fo=1, routed)           0.165     1.774    y_r_reg_n_80
    SLICE_X10Y46         FDRE                                         r  y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[25]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.059     1.467    y_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.126ns (35.739%)  route 0.227ns (64.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.609 r  y_r_reg/P[7]
                         net (fo=1, routed)           0.227     1.835    y_r_reg_n_98
    SLICE_X9Y46          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  y_reg[7]/C
                         clock pessimism             -0.480     1.428    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.066     1.494    y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.126ns (36.282%)  route 0.221ns (63.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     1.609 r  y_r_reg/P[22]
                         net (fo=1, routed)           0.221     1.830    y_r_reg_n_83
    SLICE_X11Y43         FDRE                                         r  y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  y_reg[22]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.072     1.480    y_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.126ns (34.397%)  route 0.240ns (65.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.609 r  y_r_reg/P[6]
                         net (fo=1, routed)           0.240     1.849    y_r_reg_n_99
    SLICE_X9Y46          FDRE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  y_reg[6]/C
                         clock pessimism             -0.480     1.428    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.070     1.498    y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.126ns (36.282%)  route 0.221ns (63.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126     1.609 r  y_r_reg/P[21]
                         net (fo=1, routed)           0.221     1.830    y_r_reg_n_84
    SLICE_X11Y43         FDRE                                         r  y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  y_reg[21]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.070     1.478    y_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.126ns (36.387%)  route 0.220ns (63.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.609 r  y_r_reg/P[15]
                         net (fo=1, routed)           0.220     1.829    y_r_reg_n_90
    SLICE_X11Y46         FDRE                                         r  y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  y_reg[15]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.066     1.474    y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.126ns (36.516%)  route 0.219ns (63.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126     1.609 r  y_r_reg/P[27]
                         net (fo=1, routed)           0.219     1.828    y_r_reg_n_78
    SLICE_X10Y46         FDRE                                         r  y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[27]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.063     1.471    y_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 mult1_reg_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mult1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.523%)  route 0.222ns (57.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.567     1.393    clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  mult1_reg_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  mult1_reg_psdsp/Q
                         net (fo=1, routed)           0.222     1.779    mult1_reg_psdsp_n
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.925     1.998    clk_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  mult1_reg/CLK
                         clock pessimism             -0.480     1.518    
    DSP48_X0Y18          DSP48E1 (Hold_dsp48e1_CLK_B[15])
                                                     -0.096     1.422    mult1_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 y_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.126ns (36.598%)  route 0.218ns (63.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.656     1.483    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     1.609 r  y_r_reg/P[23]
                         net (fo=1, routed)           0.218     1.827    y_r_reg_n_82
    SLICE_X10Y43         FDRE                                         r  y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  y_reg[23]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.059     1.467    y_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         3.000       0.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X0Y18    mult1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X0Y19    y_r_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X12Y44   a_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X13Y46   a_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X13Y46   a_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X12Y47   a_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X12Y47   a_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X13Y47   a_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.000       2.000      SLICE_X12Y48   a_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y44   a_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y44   a_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y44   a_r_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y44   a_r_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X13Y46   a_r_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.500       1.000      SLICE_X12Y47   a_r_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 3.117ns (52.489%)  route 2.822ns (47.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[4]/Q
                         net (fo=1, routed)           2.822     7.914    y_OBUF[4]
    R17                  OBUF (Prop_obuf_I_O)         2.599    10.513 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.513    y[4]
    R17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 3.120ns (52.564%)  route 2.816ns (47.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[1]/Q
                         net (fo=1, routed)           2.816     7.907    y_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.602    10.509 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.509    y[1]
    U16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.121ns (53.100%)  route 2.756ns (46.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[5]/Q
                         net (fo=1, routed)           2.756     7.848    y_OBUF[5]
    R16                  OBUF (Prop_obuf_I_O)         2.603    10.451 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.451    y[5]
    R16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 3.119ns (54.215%)  route 2.634ns (45.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[3]/Q
                         net (fo=1, routed)           2.634     7.727    y_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.601    10.328 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.328    y[3]
    U17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 3.118ns (54.189%)  route 2.636ns (45.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[2]/Q
                         net (fo=1, routed)           2.636     7.727    y_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.600    10.327 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.327    y[2]
    U18                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 3.057ns (53.556%)  route 2.651ns (46.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     4.573    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.029 r  y_reg[0]/Q
                         net (fo=1, routed)           2.651     7.681    y_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.601    10.282 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.282    y[0]
    V17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.046ns (53.560%)  route 2.641ns (46.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     4.574    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     5.030 r  y_reg[7]/Q
                         net (fo=1, routed)           2.641     7.671    y_OBUF[7]
    R14                  OBUF (Prop_obuf_I_O)         2.590    10.261 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.261    y[7]
    R14                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.669ns  (logic 3.105ns (54.781%)  route 2.563ns (45.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     4.574    clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[8]/Q
                         net (fo=1, routed)           2.563     7.656    y_OBUF[8]
    P16                  OBUF (Prop_obuf_I_O)         2.587    10.243 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.243    y[8]
    P16                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.119ns (55.109%)  route 2.540ns (44.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     4.574    clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     5.092 r  y_reg[11]/Q
                         net (fo=1, routed)           2.540     7.633    y_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         2.601    10.233 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.233    y[11]
    T18                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.625ns  (logic 3.106ns (55.219%)  route 2.519ns (44.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     4.573    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.091 r  y_reg[9]/Q
                         net (fo=1, routed)           2.519     7.610    y_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         2.588    10.198 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.198    y[9]
    N15                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.294ns (77.554%)  route 0.374ns (22.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.420    clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.584 r  y_reg[30]/Q
                         net (fo=1, routed)           0.374     1.959    y_OBUF[30]
    K17                  OBUF (Prop_obuf_I_O)         1.130     3.088 r  y_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.088    y[30]
    K17                                                               r  y[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.284ns (76.245%)  route 0.400ns (23.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.420    clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.584 r  y_reg[29]/Q
                         net (fo=1, routed)           0.400     1.984    y_OBUF[29]
    K18                  OBUF (Prop_obuf_I_O)         1.120     3.104 r  y_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.104    y[29]
    K18                                                               r  y[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.261ns (72.375%)  route 0.481ns (27.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.392    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[27]/Q
                         net (fo=1, routed)           0.481     2.037    y_OBUF[27]
    M15                  OBUF (Prop_obuf_I_O)         1.097     3.134 r  y_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.134    y[27]
    M15                                                               r  y[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.249ns (71.620%)  route 0.495ns (28.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.567     1.393    clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  y_reg[31]/Q
                         net (fo=1, routed)           0.495     2.052    y_OBUF[31]
    L13                  OBUF (Prop_obuf_I_O)         1.085     3.138 r  y_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.138    y[31]
    L13                                                               r  y[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.266ns (70.795%)  route 0.522ns (29.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.392    clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[28]/Q
                         net (fo=1, routed)           0.522     2.078    y_OBUF[28]
    L14                  OBUF (Prop_obuf_I_O)         1.102     3.180 r  y_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.180    y[28]
    L14                                                               r  y[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.284ns (72.348%)  route 0.491ns (27.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.420    clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.584 r  y_reg[18]/Q
                         net (fo=1, routed)           0.491     2.075    y_OBUF[18]
    M16                  OBUF (Prop_obuf_I_O)         1.120     3.195 r  y_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.195    y[18]
    M16                                                               r  y[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.249ns (68.859%)  route 0.565ns (31.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.392    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  y_reg[22]/Q
                         net (fo=1, routed)           0.565     2.098    y_OBUF[22]
    M14                  OBUF (Prop_obuf_I_O)         1.108     3.206 r  y_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.206    y[22]
    M14                                                               r  y[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.273ns (70.128%)  route 0.542ns (29.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.392    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[26]/Q
                         net (fo=1, routed)           0.542     2.098    y_OBUF[26]
    L15                  OBUF (Prop_obuf_I_O)         1.109     3.207 r  y_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.207    y[26]
    L15                                                               r  y[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.253ns (68.969%)  route 0.564ns (31.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.392    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  y_reg[21]/Q
                         net (fo=1, routed)           0.564     2.097    y_OBUF[21]
    N14                  OBUF (Prop_obuf_I_O)         1.112     3.209 r  y_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.209    y[21]
    N14                                                               r  y[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            y[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.274ns (69.951%)  route 0.547ns (30.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.392    clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  y_reg[25]/Q
                         net (fo=1, routed)           0.547     2.103    y_OBUF[25]
    L16                  OBUF (Prop_obuf_I_O)         1.110     3.213 r  y_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.213    y[25]
    L16                                                               r  y[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 0.923ns (19.504%)  route 3.811ns (80.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.811     4.734    rst_IBUF
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     4.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 0.923ns (19.614%)  route 3.784ns (80.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.784     4.707    rst_IBUF
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     4.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 0.923ns (19.966%)  route 3.701ns (80.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.701     4.624    rst_IBUF
    SLICE_X6Y47          FDRE                                         r  y_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518     4.281    clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  y_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 0.923ns (19.966%)  route 3.701ns (80.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.701     4.624    rst_IBUF
    SLICE_X6Y47          FDRE                                         r  y_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518     4.281    clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  y_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 0.923ns (19.966%)  route 3.701ns (80.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.701     4.624    rst_IBUF
    SLICE_X6Y47          FDRE                                         r  y_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518     4.281    clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  y_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.542ns  (logic 0.923ns (20.328%)  route 3.619ns (79.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.619     4.542    rst_IBUF
    SLICE_X10Y49         FDRE                                         r  y_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.452     4.215    clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  y_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_r_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 0.923ns (20.470%)  route 3.587ns (79.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.587     4.511    rst_IBUF
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.542     4.305    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.923ns (20.598%)  route 3.559ns (79.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.559     4.482    rst_IBUF
    SLICE_X6Y45          FDRE                                         r  y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517     4.280    clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  y_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.404ns  (logic 0.923ns (20.964%)  route 3.481ns (79.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.481     4.404    rst_IBUF
    SLICE_X9Y46          FDRE                                         r  y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450     4.213    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  y_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.404ns  (logic 0.923ns (20.964%)  route 3.481ns (79.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R15                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  rst_IBUF_inst/O
                         net (fo=119, routed)         3.481     4.404    rst_IBUF
    SLICE_X9Y46          FDRE                                         r  y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450     4.213    clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  y_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y_r_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.145ns (17.831%)  route 0.669ns (82.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    K13                  IBUF (Prop_ibuf_I_O)         0.145     0.145 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.669     0.814    a_IBUF[0]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y_r_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.167ns (19.884%)  route 0.673ns (80.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    J14                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.673     0.840    a_IBUF[1]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y_r_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.174ns (19.513%)  route 0.719ns (80.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.719     0.893    a_IBUF[3]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y_r_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.163ns (17.873%)  route 0.748ns (82.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.748     0.911    a_IBUF[2]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[8]
                            (input port)
  Destination:            y_r_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.175ns (18.946%)  route 0.748ns (81.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  a[8] (IN)
                         net (fo=0)                   0.000     0.000    a[8]
    H18                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  a_IBUF[8]_inst/O
                         net (fo=2, routed)           0.748     0.922    a_IBUF[8]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            y_r_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.178ns (19.160%)  route 0.750ns (80.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  a_IBUF[7]_inst/O
                         net (fo=2, routed)           0.750     0.928    a_IBUF[7]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            y_r_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.187ns (20.130%)  route 0.744ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    H17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  a_IBUF[5]_inst/O
                         net (fo=2, routed)           0.744     0.931    a_IBUF[5]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y_r_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.161ns (17.094%)  route 0.780ns (82.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    H14                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  a_IBUF[9]_inst/O
                         net (fo=2, routed)           0.780     0.941    a_IBUF[9]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            a_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.163ns (17.264%)  route 0.780ns (82.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.780     0.943    a_IBUF[2]
    SLICE_X12Y44         FDRE                                         r  a_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.908    clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  a_r_reg[2]/C

Slack:                    inf
  Source:                 a[11]
                            (input port)
  Destination:            y_r_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.156ns (16.323%)  route 0.799ns (83.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  a[11] (IN)
                         net (fo=0)                   0.000     0.000    a[11]
    J16                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  a_IBUF[11]_inst/O
                         net (fo=2, routed)           0.799     0.954    a_IBUF[11]
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     1.999    clk_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  y_r_reg/CLK





