Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 23 20:45:32 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_uart_fifo_control_sets_placed.rpt
| Design       : top_uart_fifo
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           21 |
| No           | No                    | Yes                    |             122 |           45 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              98 |           36 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                         Enable Signal                         |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                  | U_UART/U_UART_TX/tx_next                                      | rst_IBUF                         |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[3]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[4]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[5]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[6]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[0]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[1]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[2]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_UART/U_UART_RX/rx_data_next__0[7]            |                                                               |                                  |                1 |              1 |         1.00 |
|  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/CLK |                                                               | U_STOPWATCH_WATCH/db_reset/AR[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                  | U_uart_cu/continue[3]_i_1_n_0                                 | rst_IBUF                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                  | U_UART/U_UART_TX/tick_count_next                              | rst_IBUF                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | U_UART/U_UART_TX/tx_done_reg_reg_0[0]                         | rst_IBUF                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                  | FIFO_RX/U_FIFO_CU/wptr_reg[3]_i_1_n_0                         | rst_IBUF                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                  | FIFO_TX/U_FIFO_CU/wptr_reg[3]_i_1__0_n_0                      | rst_IBUF                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | FIFO_TX/U_FIFO_CU/full_reg_reg_1[0]                           | rst_IBUF                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_stopwatch_cu/FSM_onehot_state_reg[2]_1[0] | U_STOPWATCH_WATCH/db_reset/AR[0] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | U_UART/U_UART_RX/tick_count_next                              | rst_IBUF                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_clock_dp/U_min/E[0]                       | U_STOPWATCH_WATCH/db_reset/AR[0] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_stopwatch_cu/FSM_onehot_state_reg[2]_0[0] | U_STOPWATCH_WATCH/db_reset/AR[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_stopwatch_cu/E[0]                         | U_STOPWATCH_WATCH/db_reset/AR[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_clk_cu/o_min_inc_reg_0[0]                 | U_STOPWATCH_WATCH/db_reset/AR[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_clk_cu/E[0]                               | U_STOPWATCH_WATCH/db_reset/AR[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/E[0]               | U_STOPWATCH_WATCH/db_reset/AR[0] |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/E[0]                   | U_STOPWATCH_WATCH/db_reset/AR[0] |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                  | FIFO_RX/U_FIFO_CU/empty_reg_reg_inv_0                         | rst_IBUF                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | U_UART/U_UART_RX/rx_done_reg_reg_3                            |                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                  | U_STOPWATCH_WATCH/U_stopwatch_cu/FSM_onehot_state_reg[2]_2[0] | U_STOPWATCH_WATCH/db_reset/AR[0] |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                                  |                                                               | rst_IBUF                         |               15 |             40 |         2.67 |
|  clk_IBUF_BUFG                                  |                                                               |                                  |               13 |             45 |         3.46 |
|  clk_IBUF_BUFG                                  |                                                               | U_STOPWATCH_WATCH/db_reset/AR[0] |               29 |             79 |         2.72 |
+-------------------------------------------------+---------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+


