
*** Running vivado
    with args -log adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adder.tcl -notrace
Command: synth_design -top adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13338 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.941 ; gain = 0.000 ; free physical = 12314 ; free virtual = 15557
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:12]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'serial_adder' declared at '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd:34' bound to instance 's_adder' of component 'serial_adder' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'serial_adder' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd:41]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'add3bits' declared at '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd:34' bound to instance 'ADD3b' of component 'add3bits' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd:83]
INFO: [Synth 8-638] synthesizing module 'add3bits' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'add3bits' (1#1) [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'serial_adder' (2#1) [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd:41]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd:4' bound to instance 'reg_A' of component 'sh_reg' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'sh_reg' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd:12]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sh_reg' (3#1) [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd:12]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd:4' bound to instance 'reg_B' of component 'sh_reg' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:44]
INFO: [Synth 8-3491] module 'control' declared at '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/control.vhd:34' bound to instance 'ctrl' of component 'control' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:47]
INFO: [Synth 8-638] synthesizing module 'control' [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/control.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/control.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.309 ; gain = 17.367 ; free physical = 12325 ; free virtual = 15569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.309 ; gain = 17.367 ; free physical = 12326 ; free virtual = 15569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1375.312 ; gain = 25.371 ; free physical = 12325 ; free virtual = 15568
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'n_s_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 loading |                              010 |                               01
                shifting |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'n_s_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.320 ; gain = 33.379 ; free physical = 12310 ; free virtual = 15554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add3bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module serial_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ctrl/sel_reg[0]' (FDE) to 'ctrl/reset_sadder_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1490.664 ; gain = 140.723 ; free physical = 12167 ; free virtual = 15411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1490.664 ; gain = 140.723 ; free physical = 12166 ; free virtual = 15411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     3|
|4     |LUT3 |     8|
|5     |LUT4 |     1|
|6     |LUT5 |     2|
|7     |LUT6 |     3|
|8     |FDRE |    22|
|9     |IBUF |    11|
|10    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |    58|
|2     |  ctrl    |control      |    11|
|3     |  reg_A   |sh_reg       |     7|
|4     |  reg_B   |sh_reg_0     |     7|
|5     |  s_adder |serial_adder |    16|
|6     |    ADD3b |add3bits     |     2|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12165 ; free virtual = 15410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.680 ; gain = 149.738 ; free physical = 12168 ; free virtual = 15412
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.688 ; gain = 149.738 ; free physical = 12168 ; free virtual = 15412
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.691 ; gain = 0.000 ; free physical = 12083 ; free virtual = 15328
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1596.691 ; gain = 246.883 ; free physical = 12140 ; free virtual = 15385
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.691 ; gain = 0.000 ; free physical = 12140 ; free virtual = 15385
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.runs/synth_1/adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_utilization_synth.rpt -pb adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 13:29:50 2019...
