module dl(q,p,s,ret,pre ,clk);
	output reg q,p;
	input s,clk,ret ,pre;
		always @ (clk)
		if ({s==1})
		begin
		q=s;
		p=~q;
		end
			always @ (clk)
		if ({ret==1})
		begin
		q=0;
		p=~q;
		end
		
			always @ (clk)
		if ({pre==1})
		begin
		q=0;
		p=~q;
		end
		
	endmodule
	
	module dl_tb;
	  wire q,p;
	  reg clk,s;
	  dl i_dl(q,p,s,clk);
	  initial
	  begin
	  $monitor("At time %0t -  q=%b , p=%b,s=%b,clk=%b ",$time,q,p,s,clk);
	    s='b0;
	    clk='b1;
	    end
	    always #1 clk=~clk;
	    always #7 s=~s;
	    initial #50 $finish;
	    endmodule