Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jun 15 20:49:29 2017
| Host         : DESKTOP-65MUVPG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              87 |           36 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              67 |           23 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | keyboard_decoder/inst/Ps2Interface_i/ps2_clk_s1        | rst_IBUF                      |                1 |              1 |
|  clk_IBUF_BUFG | keyboard_decoder/inst/Ps2Interface_i/ps2_data_s1       | rst_IBUF                      |                1 |              1 |
|  lopt_1        |                                                        | rst_IBUF                      |                2 |              2 |
|  clk_IBUF_BUFG |                                                        |                               |                2 |              4 |
|  clk_IBUF_BUFG | keyboard_decoder/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG | keyboard_decoder/op/E[0]                               | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG | keyboard_decoder/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                1 |              8 |
|  clk_IBUF_BUFG | keyboard_decoder/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                2 |              8 |
|  clk0/clk_10Hz | keyboard_decoder/h_offset_reg[0]                       | rst_IBUF                      |                4 |             10 |
|  clk0/clk_10Hz | keyboard_decoder/v_offset_reg[0]                       | rst_IBUF                      |                4 |             10 |
|  clk_IBUF_BUFG | keyboard_decoder/inst/E[0]                             | rst_IBUF                      |                2 |             10 |
|  lopt_1        |                                                        | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             10 |
|  lopt_1        | vga_inst/line_cnt                                      | vga_inst/line_cnt[9]_i_1_n_0  |                4 |             10 |
|  clk_IBUF_BUFG | keyboard_decoder/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                4 |             11 |
|  clk_IBUF_BUFG |                                                        | rst_IBUF                      |               36 |             87 |
+----------------+--------------------------------------------------------+-------------------------------+------------------+----------------+


