<module name="SYSCTRL_GENERAL_WKUP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_GEN_WKUP_REVISION" acronym="CONTROL_GEN_WKUP_REVISION" offset="0x0" width="32" description="Control module revision identifier Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_GEN_WKUP_HWINFO" acronym="CONTROL_GEN_WKUP_HWINFO" offset="0x4" width="32" description="Information about the IP module hardware configuration that is, typically the module HDL generics (if any). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="IP_HWINFO" width="32" begin="31" end="0" resetval="0x0000 0000" description="IP-module dependent" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_GEN_WKUP_SYSCONFIG" acronym="CONTROL_GEN_WKUP_SYSCONFIG" offset="0x10" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IP_SYSCONFIG_IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Select the local clock-gating strategy0x2,0x3: Clock is automatically gated when there is no access to the Control Module through L4-interconnect ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IP_SYSCONFIG_IDLEMODE_0" description="Clock is manually gated"/>
      <bitenum value="1" id="1" token="IP_SYSCONFIG_IDLEMODE_1" description="Clock is manually enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_OCPREG_SPARE" acronym="CONTROL_OCPREG_SPARE" offset="0x10C" width="32" description="Spare Register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="OCPREG_SPARE31" width="1" begin="31" end="31" resetval="0" description="Spare register 31" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE30" width="1" begin="30" end="30" resetval="0" description="Spare register 30" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE29" width="1" begin="29" end="29" resetval="0" description="Spare register 29" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE28" width="1" begin="28" end="28" resetval="0" description="Spare register 28" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE27" width="1" begin="27" end="27" resetval="0" description="Spare register 27" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE26" width="1" begin="26" end="26" resetval="0" description="Spare register 26" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE25" width="1" begin="25" end="25" resetval="0" description="Spare register 25" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE24" width="1" begin="24" end="24" resetval="0" description="Spare register 24" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE23" width="1" begin="23" end="23" resetval="0" description="Spare register 23" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE22" width="1" begin="22" end="22" resetval="0" description="Spare register 22" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE21" width="1" begin="21" end="21" resetval="0" description="Spare register 21" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE20" width="1" begin="20" end="20" resetval="0" description="Spare register 20" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE19" width="1" begin="19" end="19" resetval="0" description="Spare register 19" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE18" width="1" begin="18" end="18" resetval="0" description="Spare register 18" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE17" width="1" begin="17" end="17" resetval="0" description="Spare register 17" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE16" width="1" begin="16" end="16" resetval="0" description="Spare register 16" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE15" width="1" begin="15" end="15" resetval="0" description="Spare register 15" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE14" width="1" begin="14" end="14" resetval="0" description="Spare register 14" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE13" width="1" begin="13" end="13" resetval="0" description="Spare register 13" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE12" width="1" begin="12" end="12" resetval="0" description="Spare register 12" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE11" width="1" begin="11" end="11" resetval="0" description="Spare register 11" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE10" width="1" begin="10" end="10" resetval="0" description="Spare register 10" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE9" width="1" begin="9" end="9" resetval="0" description="Spare register 9" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE8" width="1" begin="8" end="8" resetval="0" description="Spare register 8" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE7" width="1" begin="7" end="7" resetval="0" description="Spare register 7" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE6" width="1" begin="6" end="6" resetval="0" description="Spare register 6" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE5" width="1" begin="5" end="5" resetval="0" description="Spare register 5" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE4" width="1" begin="4" end="4" resetval="0" description="Spare register 4" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE3" width="1" begin="3" end="3" resetval="0" description="Spare register 3" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE2" width="1" begin="2" end="2" resetval="0" description="Spare register 2" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE1" width="1" begin="1" end="1" resetval="0" description="Spare register 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_PROT_EMIF1_SDRAM_CONFIG_REG" acronym="CONTROL_WKUP_PROT_EMIF1_SDRAM_CONFIG_REG" offset="0x110" width="32" description="Protection EMIF1 SDRAM configuration register 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="EMIF1_SDRAM_TYPE" width="3" begin="31" end="29" resetval="0x4" description="SDRAM type selection:Set to 0x4 for LPDDR2-S4. . Set to 0x5 for LPDDR2-S2. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position:Set to 0x0 to assign internal bank address bits from the L3 address as shown in, 64-Byte Linear Read Starting at Address 0x0, and , 64-Byte Linear Read Starting at Address 0x8 (LPDDR2-S2), in , Memory Subsystem. . Set to 0x1, 0x2, or 0x3 to assign internal bank address bits from the L3 address as shown in, 64-Byte Linear Read Starting at Address 0x8 (LPDDR2-S4), , 64-Byte Linear Read Starting at Address 0x10, and , 64-Byte Linear Read Starting at Address 0x18, in , Memory Subsystem. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_DDR2_DDQS" width="1" begin="23" end="23" resetval="0x1" description="DDR2 differential DQS enable:Set to 0 for single ended DQS. . Set to 1 for differential DQS. . This bit is only for DDR2 mode; because the device supports LPDDR2, this bit is don&#8217;t care. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0x0" description="Disable DLL select:Set to 0x0 to enable DLL inside SDRAM. . Set to 0x1 to disable DLL inside SDRAM. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_NARROW_MODE" width="2" begin="15" end="14" resetval="0x0" description="SDRAM data bus width:Set to 0x0 for 64-bit width. . Set to 0x1 for 32-bit width. . Set to 0x2 for 16-bit width. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_CL" width="4" begin="13" end="10" resetval="0x3" description="CAS latency (RL latency). The value of this field defines the CAS latency to be used when accessing connected SDRAM devices:Supported for LPDDR2-SDRAM: . All other values are reserved. ." range="" rwaccess="RW">
      <bitenum value="3" id="3" token="EMIF1_SDRAM_CL_3" description="CAS latency of 3 cycles"/>
      <bitenum value="4" id="4" token="EMIF1_SDRAM_CL_4" description="CAS latency of 4 cycles"/>
      <bitenum value="5" id="5" token="EMIF1_SDRAM_CL_5" description="CAS latency of 5 cycles"/>
      <bitenum value="6" id="6" token="EMIF1_SDRAM_CL_6" description="CAS latency of 6 cycles"/>
      <bitenum value="7" id="7" token="EMIF1_SDRAM_CL_7" description="CAS latency of 7 cycles"/>
      <bitenum value="8" id="8" token="EMIF1_SDRAM_CL_8" description="CAS latency of 8 cycles"/>
    </bitfield>
    <bitfield id="EMIF1_SDRAM_ROWSIZE" width="3" begin="9" end="7" resetval="0x4" description="Row size. Defines the number of row address bits of connected SDRAM devices:Set to 0x0 for 9 row bits. . Set to 0x1 for 10 row bits. . Set to 0x2 for 11 row bits. . Set to 0x3 for 12 row bits. . Set to 0x4 for 13 row bits. . Set to 0x5 for 14 row bits. . Set to 0x6 for 15 row bits. . Set to 0x7 for 16 row bits. . This field is used only when the ibank_pos field in the SDRAM Config register is set to 0x1, 0x2, or 0x3. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_IBANK" width="3" begin="6" end="4" resetval="0x3" description="Internal bank setup. Defines number of banks inside connected SDRAM devices:Set to 0x0 for 1 bank. . Set to 0x1 for 2 banks. . Set to 0x2 for 4 banks. . Set to 0x3 for 8 banks. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_EBANK" width="1" begin="3" end="3" resetval="0x0" description="External CS setup. Defines whether SDRAM accesses will use 1 or 2 CS lines. Set to 0 to use pad_cs_o_n[0] only:Set to 0x0 to use only pad_cs_o_n[0]. . Set to 0x1 to use pad_cs_o_n[1:0]. . This bit is automatically set to 0 if either the cs0nvmen or cs1nvmen field in the LPDDR2-NVM is set to 1. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_PAGESIZE" width="3" begin="2" end="0" resetval="0x0" description="Page size. Defines the internal page size of the connected SDRAM devices:Set to 0x0 for 256-word page (8 column bits). . Set to 0x1 for 512-word page (9 column bits). . Set to 0x2 for 1024-word page (10 column bits). . Set to 0x3 for 2048-word page (11 column bits). . All other values are reserved. ." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_PROT_EMIF1_SDRAM_CONFIG2_REG" acronym="CONTROL_WKUP_PROT_EMIF1_SDRAM_CONFIG2_REG" offset="0x114" width="32" description="Protection EMIF1 SDRAM configuration register 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_CS1NVMEN" width="1" begin="30" end="30" resetval="0x1" description="CS1 LPDDR2-NVM enable:Set to 0x1 if LPDDR2-NVM is connected to CS1. . This bit is automatically set to 0x0 if the sdram_type field in the SDRAM Config register is not set to LPDDR2. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="29" end="6" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_RDBNUM" width="2" begin="5" end="4" resetval="0x1" description="Row buffer setup. Defines the number of row buffers inside the connected LPDDR2-NVM devices:Set to 0x0 for 1 row buffer. . Set to 0x1 for 2 row buffers. . Set to 0x2 for 4 row buffers. . Set to 0x3 for 8 row buffers. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_RDBSIZE" width="3" begin="2" end="0" resetval="0x0" description="Row data buffer size. Defines the row data buffer size of connected LPDDR2-NVM devices:Set to 0x0 for 32 bytes. . Set to 0x1 for 64 bytes. . Set to 0x2 for 128 bytes. . Set to 0x3 for 256 bytes. . Set to 0x4 for 512 bytes. . Set to 0x5 for 1024 bytes. . Set to 0x6 for 2048 bytes. . Set to 0x7 for 4096 bytes. ." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_PROT_EMIF2_SDRAM_CONFIG_REG" acronym="CONTROL_WKUP_PROT_EMIF2_SDRAM_CONFIG_REG" offset="0x118" width="32" description="Protection EMIF2 SDRAM configuration register 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="EMIF2_SDRAM_TYPE" width="3" begin="31" end="29" resetval="0x4" description="SDRAM type selection:Set to 0x4 for LPDDR2-S4. . Set to 0x5 for LPDDR2-S2. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position:Set to 0x0 to assign internal bank address bits from the L3 address as shown in, 64-Byte Linear Read Starting at Address 0x0, and , 64-Byte Linear Read Starting at Address 0x8 (LPDDR2-S2), in , Memory Subsystem. . Set to 0x1, 0x2, or 0x3 to assign internal bank address bits from the L3 address as shown in, 64-Byte Linear Read Starting at Address 0x8 (LPDDR2-S4), , 64-Byte Linear Read Starting at Address 0x10, and , 64-Byte Linear Read Starting at Address 0x18, in , Memory Subsystem. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_DDR2_DDQS" width="1" begin="23" end="23" resetval="0x1" description="DDR2 differential DQS enable:Set to 0 for single ended DQS. . Set to 1 for differential DQS. . This bit is only for DDR2 mode; because the device supports LPDDR2, this bit is don&#8217;t care. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0x0" description="Disable DLL select:Set to 0x0 to enable DLL inside SDRAM. . Set to 0x1 to disable DLL inside SDRAM. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_NARROW_MODE" width="2" begin="15" end="14" resetval="0x0" description="SDRAM data bus width:Set to 0x0 for 64-bit width. . Set to 0x1 for 32-bit width. . Set to 0x2 for 16-bit width. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_CL" width="4" begin="13" end="10" resetval="0x3" description="CAS latency (RL latency). The value of this field defines the CAS latency to be used when accessing connected SDRAM devices:Supported for LPDDR2-SDRAM: . All other values are reserved. ." range="" rwaccess="RW">
      <bitenum value="3" id="3" token="EMIF2_SDRAM_CL_3" description="CAS latency of 3 cycles"/>
      <bitenum value="4" id="4" token="EMIF2_SDRAM_CL_4" description="CAS latency of 4 cycles"/>
      <bitenum value="5" id="5" token="EMIF2_SDRAM_CL_5" description="CAS latency of 5 cycles"/>
      <bitenum value="6" id="6" token="EMIF2_SDRAM_CL_6" description="CAS latency of 6 cycles"/>
      <bitenum value="7" id="7" token="EMIF2_SDRAM_CL_7" description="CAS latency of 7 cycles"/>
      <bitenum value="8" id="8" token="EMIF2_SDRAM_CL_8" description="CAS latency of 8 cycles"/>
    </bitfield>
    <bitfield id="EMIF2_SDRAM_ROWSIZE" width="3" begin="9" end="7" resetval="0x4" description="Row size. Defines the number of row address bits of connected SDRAM devices:Set to 0x0 for 9 row bits. . Set to 0x1 for 10 row bits. . Set to 0x2 for 11 row bits. . Set to 0x3 for 12 row bits. . Set to 0x4 for 13 row bits. . Set to 0x5 for 14 row bits. . Set to 0x6 for 15 row bits. . Set to 0x7 for 16 row bits. . This field is used only when the ibank_pos field in the SDRAM Config register is set to 0x1, 0x2, or 0x3. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_IBANK" width="3" begin="6" end="4" resetval="0x3" description="Internal bank setup. Defines number of banks inside connected SDRAM devices:Set to 0x0 for 1 bank. . Set to 0x1 for 2 banks. . Set to 0x2 for 4 banks. . Set to 0x3 for 8 banks. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_EBANK" width="1" begin="3" end="3" resetval="0x0" description="External CS setup. Defines whether SDRAM accesses will use 1 or 2 CS lines. Set to 0 to use pad_cs_o_n[0] only:Set to 0x0 to use only pad_cs_o_n[0]. . Set to 0x1 to use pad_cs_o_n[1:0]. . This bit is automatically set to 0 if either the cs0nvmen or cs1nvmen field in the LPDDR2-NVM is set to 1. ." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_PAGESIZE" width="3" begin="2" end="0" resetval="0x0" description="Page size. Defines the internal page size of the connected SDRAM devices:Set to 0x0 for 256-word page (8 column bits). . Set to 0x1 for 512-word page (9 column bits). . Set to 0x2 for 1024-word page (10 column bits). . Set to 0x3 for 2048-word page (11 column bits). . All other values are reserved. ." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_PROT_EMIF2_SDRAM_CONFIG2_REG" acronym="CONTROL_WKUP_PROT_EMIF2_SDRAM_CONFIG2_REG" offset="0x11C" width="32" description="Protection EMIF1 SDRAM configuration register 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_CS1NVMEN" width="1" begin="30" end="30" resetval="0x1" description="CS1 LPDDR2-NVM enable:Set to 0x1 if LPDDR2-NVM is connected to CS1. . This bit is automatically set to 0x0 if the sdram_type field in the SDRAM Config register is not set to LPDDR2. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="29" end="6" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_RDBNUM" width="2" begin="5" end="4" resetval="0x1" description="Row buffer setup. Defines the number of row buffers inside the connected LPDDR2-NVM devices:Set to 0x0 for 1 row buffer. . Set to 0x1 for 2 row buffers. . Set to 0x2 for 4 row buffers. . Set to 0x3 for 8 row buffers. . All other values are reserved. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_RDBSIZE" width="3" begin="2" end="0" resetval="0x0" description="Row data buffer size. Defines the row data buffer size of connected LPDDR2-NVM devices:Set to 0x0 for 32 bytes. . Set to 0x1 for 64 bytes. . Set to 0x2 for 128 bytes. . Set to 0x3 for 256 bytes. . Set to 0x4 for 512 bytes. . Set to 0x5 for 1024 bytes. . Set to 0x6 for 2048 bytes. . Set to 0x7 for 4096 bytes. ." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_0" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_0" offset="0x460" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_1" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_1" offset="0x464" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_2" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_2" offset="0x468" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_3" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_3" offset="0x46C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_4" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_4" offset="0x470" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_5" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_5" offset="0x474" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_6" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_6" offset="0x478" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_7" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_7" offset="0x47C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_8" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_8" offset="0x480" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_9" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_9" offset="0x484" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_10" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_10" offset="0x488" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_11" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_11" offset="0x48C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_12" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_12" offset="0x490" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_13" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_13" offset="0x494" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_14" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_14" offset="0x498" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_15" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_15" offset="0x49C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_16" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_16" offset="0x4A0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_17" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_17" offset="0x4A4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_18" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_18" offset="0x4A8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_19" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_19" offset="0x4AC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_20" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_20" offset="0x4B0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_21" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_21" offset="0x4B4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_22" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_22" offset="0x4B8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_23" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_23" offset="0x4BC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_24" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_24" offset="0x4C0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_25" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_25" offset="0x4C4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_26" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_26" offset="0x4C8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_27" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_27" offset="0x4CC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_28" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_28" offset="0x4D0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_29" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_29" offset="0x4D4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_30" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_30" offset="0x4D8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_31" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_i_31" offset="0x4DC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_prm_i"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_int_cm1_i"/>
    </bitfield>
  </register>
</module>
