{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704791465933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704791465941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 16:11:05 2024 " "Processing started: Tue Jan 09 16:11:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704791465941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791465941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791465941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704791467009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704791467009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/uart_module.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/uart_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module " "Found entity 1: uart_module" {  } { { "system/synthesis/uart_module.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_irq_mapper " "Found entity 1: uart_module_irq_mapper" {  } { { "system/synthesis/submodules/uart_module_irq_mapper.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0 " "Found entity 1: uart_module_mm_interconnect_0" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: uart_module_mm_interconnect_0_avalon_st_adapter_007" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_module_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_module_mm_interconnect_0_rsp_mux_001" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478572 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_rsp_mux " "Found entity 1: uart_module_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_rsp_demux_002 " "Found entity 1: uart_module_mm_interconnect_0_rsp_demux_002" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_rsp_demux " "Found entity 1: uart_module_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_cmd_mux_002 " "Found entity 1: uart_module_mm_interconnect_0_cmd_mux_002" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_cmd_mux " "Found entity 1: uart_module_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_module_mm_interconnect_0_cmd_demux_001" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_cmd_demux " "Found entity 1: uart_module_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478677 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478677 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478677 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478677 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_module_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_module_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_router_009_default_decode " "Found entity 1: uart_module_mm_interconnect_0_router_009_default_decode" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478756 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_mm_interconnect_0_router_009 " "Found entity 2: uart_module_mm_interconnect_0_router_009" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_module_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_module_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_router_004_default_decode " "Found entity 1: uart_module_mm_interconnect_0_router_004_default_decode" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478759 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_mm_interconnect_0_router_004 " "Found entity 2: uart_module_mm_interconnect_0_router_004" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_module_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_module_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_module_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478762 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_mm_interconnect_0_router_002 " "Found entity 2: uart_module_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_module_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_module_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_module_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478775 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_mm_interconnect_0_router_001 " "Found entity 2: uart_module_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_module_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_module_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_module_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704791478786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_mm_interconnect_0_router_default_decode " "Found entity 1: uart_module_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478787 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_mm_interconnect_0_router " "Found entity 2: uart_module_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/uart_module_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_uart_tx " "Found entity 1: uart_module_uart_tx" {  } { { "system/synthesis/submodules/uart_module_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478865 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_uart_rx_stimulus_source " "Found entity 2: uart_module_uart_rx_stimulus_source" {  } { { "system/synthesis/submodules/uart_module_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478865 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_module_uart_rx " "Found entity 3: uart_module_uart_rx" {  } { { "system/synthesis/submodules/uart_module_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478865 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_module_uart_regs " "Found entity 4: uart_module_uart_regs" {  } { { "system/synthesis/submodules/uart_module_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478865 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_module_uart " "Found entity 5: uart_module_uart" {  } { { "system/synthesis/submodules/uart_module_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_sysid_qsys " "Found entity 1: uart_module_sysid_qsys" {  } { { "system/synthesis/submodules/uart_module_sysid_qsys.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_switch " "Found entity 1: uart_module_switch" {  } { { "system/synthesis/submodules/uart_module_switch.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/uart_module_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_sdram_input_efifo_module " "Found entity 1: uart_module_sdram_input_efifo_module" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478892 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_sdram " "Found entity 2: uart_module_sdram" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_onchip_memory2 " "Found entity 1: uart_module_onchip_memory2" {  } { { "system/synthesis/submodules/uart_module_onchip_memory2.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_nios2_gen2 " "Found entity 1: uart_module_nios2_gen2" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_nios2_gen2_cpu_register_bank_a_module " "Found entity 1: uart_module_nios2_gen2_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_nios2_gen2_cpu_register_bank_b_module " "Found entity 2: uart_module_nios2_gen2_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_module_nios2_gen2_cpu_nios2_oci_debug " "Found entity 3: uart_module_nios2_gen2_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_module_nios2_gen2_cpu_nios2_oci_break " "Found entity 4: uart_module_nios2_gen2_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_module_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 5: uart_module_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_module_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 6: uart_module_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_module_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 7: uart_module_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_module_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 8: uart_module_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_module_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 9: uart_module_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_module_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 13: uart_module_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_module_nios2_gen2_cpu_nios2_oci_pib " "Found entity 14: uart_module_nios2_gen2_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_module_nios2_gen2_cpu_nios2_oci_im " "Found entity 15: uart_module_nios2_gen2_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_module_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 16: uart_module_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_module_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 17: uart_module_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_module_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 18: uart_module_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_module_nios2_gen2_cpu_nios2_ocimem " "Found entity 19: uart_module_nios2_gen2_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_module_nios2_gen2_cpu_nios2_oci " "Found entity 20: uart_module_nios2_gen2_cpu_nios2_oci" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_module_nios2_gen2_cpu " "Found entity 21: uart_module_nios2_gen2_cpu" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: uart_module_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: uart_module_nios2_gen2_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: uart_module_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_nios2_gen2_cpu_test_bench " "Found entity 1: uart_module_nios2_gen2_cpu_test_bench" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_test_bench.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_led.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_module_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_led " "Found entity 1: uart_module_led" {  } { { "system/synthesis/submodules/uart_module_led.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791478995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791478995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/uart_module_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/uart_module_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_module_jtag_uart_sim_scfifo_w " "Found entity 1: uart_module_jtag_uart_sim_scfifo_w" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479010 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_module_jtag_uart_scfifo_w " "Found entity 2: uart_module_jtag_uart_scfifo_w" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479010 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_module_jtag_uart_sim_scfifo_r " "Found entity 3: uart_module_jtag_uart_sim_scfifo_r" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479010 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_module_jtag_uart_scfifo_r " "Found entity 4: uart_module_jtag_uart_scfifo_r" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479010 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_module_jtag_uart " "Found entity 5: uart_module_jtag_uart" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.bdf" "" { Schematic "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/uart.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_module_sdram.v(318) " "Verilog HDL or VHDL warning at uart_module_sdram.v(318): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1704791479031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_module_sdram.v(328) " "Verilog HDL or VHDL warning at uart_module_sdram.v(328): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1704791479031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_module_sdram.v(338) " "Verilog HDL or VHDL warning at uart_module_sdram.v(338): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1704791479031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_module_sdram.v(682) " "Verilog HDL or VHDL warning at uart_module_sdram.v(682): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1704791479032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704791479138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module uart_module:inst " "Elaborating entity \"uart_module\" for hierarchy \"uart_module:inst\"" {  } { { "uart.bdf" "inst" { Schematic "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/uart.bdf" { { 72 504 792 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_jtag_uart uart_module:inst\|uart_module_jtag_uart:jtag_uart " "Elaborating entity \"uart_module_jtag_uart\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\"" {  } { { "system/synthesis/uart_module.v" "jtag_uart" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_jtag_uart_scfifo_w uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w " "Elaborating entity \"uart_module_jtag_uart_scfifo_w\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\"" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "the_uart_module_jtag_uart_scfifo_w" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "wfifo" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791479502 ""}  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791479502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791479801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791479801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_w:the_uart_module_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_jtag_uart_scfifo_r uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_r:the_uart_module_jtag_uart_scfifo_r " "Elaborating entity \"uart_module_jtag_uart_scfifo_r\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|uart_module_jtag_uart_scfifo_r:the_uart_module_jtag_uart_scfifo_r\"" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "the_uart_module_jtag_uart_scfifo_r" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791479825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "uart_module_jtag_uart_alt_jtag_atlantic" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791480158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791480181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791480182 ""}  } { { "system/synthesis/submodules/uart_module_jtag_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791480182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791480802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_module:inst\|uart_module_jtag_uart:jtag_uart\|alt_jtag_atlantic:uart_module_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791480941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_led uart_module:inst\|uart_module_led:led " "Elaborating entity \"uart_module_led\" for hierarchy \"uart_module:inst\|uart_module_led:led\"" {  } { { "system/synthesis/uart_module.v" "led" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791480989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2 uart_module:inst\|uart_module_nios2_gen2:nios2_gen2 " "Elaborating entity \"uart_module_nios2_gen2\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\"" {  } { { "system/synthesis/uart_module.v" "nios2_gen2" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791480997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu " "Elaborating entity \"uart_module_nios2_gen2_cpu\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2.v" "cpu" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_test_bench uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_test_bench:the_uart_module_nios2_gen2_cpu_test_bench " "Elaborating entity \"uart_module_nios2_gen2_cpu_test_bench\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_test_bench:the_uart_module_nios2_gen2_cpu_test_bench\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_test_bench" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_register_bank_a_module uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"uart_module_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "uart_module_nios2_gen2_cpu_register_bank_a" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481233 ""}  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791481233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791481291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791481291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_a_module:uart_module_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_register_bank_b_module uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_b_module:uart_module_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"uart_module_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_register_bank_b_module:uart_module_nios2_gen2_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "uart_module_nios2_gen2_cpu_register_bank_b" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_debug uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_debug" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_debug:the_uart_module_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481429 ""}  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791481429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_break uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_break:the_uart_module_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_break:the_uart_module_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_break" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_xbrk uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_xbrk:the_uart_module_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_xbrk:the_uart_module_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_xbrk" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_dbrk uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_dbrk:the_uart_module_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_dbrk:the_uart_module_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_dbrk" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_itrace uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_itrace:the_uart_module_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_itrace:the_uart_module_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_dtrace uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_dtrace:the_uart_module_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_dtrace:the_uart_module_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_dtrace" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_td_mode uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_dtrace:the_uart_module_nios2_gen2_cpu_nios2_oci_dtrace\|uart_module_nios2_gen2_cpu_nios2_oci_td_mode:uart_module_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_dtrace:the_uart_module_nios2_gen2_cpu_nios2_oci_dtrace\|uart_module_nios2_gen2_cpu_nios2_oci_td_mode:uart_module_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "uart_module_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_fifo uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_fifo" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\|uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\|uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\|uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\|uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\|uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_fifo:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo\|uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_pib uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_pib:the_uart_module_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_pib:the_uart_module_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_pib" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_oci_im uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_im:the_uart_module_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_oci_im:the_uart_module_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_oci_im" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_avalon_reg uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_avalon_reg:the_uart_module_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_avalon_reg:the_uart_module_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_avalon_reg" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_nios2_ocimem uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"uart_module_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_nios2_ocimem" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_ociram_sp_ram_module uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"uart_module_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "uart_module_nios2_gen2_cpu_ociram_sp_ram" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481722 ""}  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791481722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791481785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791481785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_nios2_ocimem:the_uart_module_nios2_gen2_cpu_nios2_ocimem\|uart_module_nios2_gen2_cpu_ociram_sp_ram_module:uart_module_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_debug_slave_wrapper uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"uart_module_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" "the_uart_module_nios2_gen2_cpu_debug_slave_wrapper" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_debug_slave_tck uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|uart_module_nios2_gen2_cpu_debug_slave_tck:the_uart_module_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"uart_module_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|uart_module_nios2_gen2_cpu_debug_slave_tck:the_uart_module_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "the_uart_module_nios2_gen2_cpu_debug_slave_tck" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_nios2_gen2_cpu_debug_slave_sysclk uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|uart_module_nios2_gen2_cpu_debug_slave_sysclk:the_uart_module_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"uart_module_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|uart_module_nios2_gen2_cpu_debug_slave_sysclk:the_uart_module_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "the_uart_module_nios2_gen2_cpu_debug_slave_sysclk" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "uart_module_nios2_gen2_cpu_debug_slave_phy" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791481942 ""}  } { { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791481942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_module:inst\|uart_module_nios2_gen2:nios2_gen2\|uart_module_nios2_gen2_cpu:cpu\|uart_module_nios2_gen2_cpu_nios2_oci:the_uart_module_nios2_gen2_cpu_nios2_oci\|uart_module_nios2_gen2_cpu_debug_slave_wrapper:the_uart_module_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_module_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_onchip_memory2 uart_module:inst\|uart_module_onchip_memory2:onchip_memory2 " "Elaborating entity \"uart_module_onchip_memory2\" for hierarchy \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\"" {  } { { "system/synthesis/uart_module.v" "onchip_memory2" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791481989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/uart_module_onchip_memory2.v" "the_altsyncram" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/uart_module_onchip_memory2.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_module_onchip_memory2.hex " "Parameter \"init_file\" = \"uart_module_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 17408 " "Parameter \"maximum_depth\" = \"17408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 17408 " "Parameter \"numwords_a\" = \"17408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791482014 ""}  } { { "system/synthesis/submodules/uart_module_onchip_memory2.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791482014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7on1 " "Found entity 1: altsyncram_7on1" {  } { { "db/altsyncram_7on1.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_7on1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791482085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791482085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7on1 uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_7on1:auto_generated " "Elaborating entity \"altsyncram_7on1\" for hierarchy \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_7on1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791482642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791482642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_7on1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_7on1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_7on1.tdf" "decode3" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_7on1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791482701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791482701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_7on1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"uart_module:inst\|uart_module_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_7on1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_7on1.tdf" "mux2" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_7on1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_sdram uart_module:inst\|uart_module_sdram:sdram " "Elaborating entity \"uart_module_sdram\" for hierarchy \"uart_module:inst\|uart_module_sdram:sdram\"" {  } { { "system/synthesis/uart_module.v" "sdram" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_sdram_input_efifo_module uart_module:inst\|uart_module_sdram:sdram\|uart_module_sdram_input_efifo_module:the_uart_module_sdram_input_efifo_module " "Elaborating entity \"uart_module_sdram_input_efifo_module\" for hierarchy \"uart_module:inst\|uart_module_sdram:sdram\|uart_module_sdram_input_efifo_module:the_uart_module_sdram_input_efifo_module\"" {  } { { "system/synthesis/submodules/uart_module_sdram.v" "the_uart_module_sdram_input_efifo_module" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791482997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_switch uart_module:inst\|uart_module_switch:switch " "Elaborating entity \"uart_module_switch\" for hierarchy \"uart_module:inst\|uart_module_switch:switch\"" {  } { { "system/synthesis/uart_module.v" "switch" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_sysid_qsys uart_module:inst\|uart_module_sysid_qsys:sysid_qsys " "Elaborating entity \"uart_module_sysid_qsys\" for hierarchy \"uart_module:inst\|uart_module_sysid_qsys:sysid_qsys\"" {  } { { "system/synthesis/uart_module.v" "sysid_qsys" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_uart uart_module:inst\|uart_module_uart:uart " "Elaborating entity \"uart_module_uart\" for hierarchy \"uart_module:inst\|uart_module_uart:uart\"" {  } { { "system/synthesis/uart_module.v" "uart" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_uart_tx uart_module:inst\|uart_module_uart:uart\|uart_module_uart_tx:the_uart_module_uart_tx " "Elaborating entity \"uart_module_uart_tx\" for hierarchy \"uart_module:inst\|uart_module_uart:uart\|uart_module_uart_tx:the_uart_module_uart_tx\"" {  } { { "system/synthesis/submodules/uart_module_uart.v" "the_uart_module_uart_tx" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_uart_rx uart_module:inst\|uart_module_uart:uart\|uart_module_uart_rx:the_uart_module_uart_rx " "Elaborating entity \"uart_module_uart_rx\" for hierarchy \"uart_module:inst\|uart_module_uart:uart\|uart_module_uart_rx:the_uart_module_uart_rx\"" {  } { { "system/synthesis/submodules/uart_module_uart.v" "the_uart_module_uart_rx" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_uart_rx_stimulus_source uart_module:inst\|uart_module_uart:uart\|uart_module_uart_rx:the_uart_module_uart_rx\|uart_module_uart_rx_stimulus_source:the_uart_module_uart_rx_stimulus_source " "Elaborating entity \"uart_module_uart_rx_stimulus_source\" for hierarchy \"uart_module:inst\|uart_module_uart:uart\|uart_module_uart_rx:the_uart_module_uart_rx\|uart_module_uart_rx_stimulus_source:the_uart_module_uart_rx_stimulus_source\"" {  } { { "system/synthesis/submodules/uart_module_uart.v" "the_uart_module_uart_rx_stimulus_source" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_uart_regs uart_module:inst\|uart_module_uart:uart\|uart_module_uart_regs:the_uart_module_uart_regs " "Elaborating entity \"uart_module_uart_regs\" for hierarchy \"uart_module:inst\|uart_module_uart:uart\|uart_module_uart_regs:the_uart_module_uart_regs\"" {  } { { "system/synthesis/submodules/uart_module_uart.v" "the_uart_module_uart_regs" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_module_mm_interconnect_0\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/uart_module.v" "mm_interconnect_0" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "switch_s1_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router:router " "Elaborating entity \"uart_module_mm_interconnect_0_router\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "router" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_default_decode uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router:router\|uart_module_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_module_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router:router\|uart_module_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_001 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"uart_module_mm_interconnect_0_router_001\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "router_001" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_001_default_decode uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_001:router_001\|uart_module_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_module_mm_interconnect_0_router_001_default_decode\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_001:router_001\|uart_module_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_002 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_module_mm_interconnect_0_router_002\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "router_002" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_002_default_decode uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_002:router_002\|uart_module_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_module_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_002:router_002\|uart_module_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791483992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_004 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"uart_module_mm_interconnect_0_router_004\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_004:router_004\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "router_004" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_004_default_decode uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_004:router_004\|uart_module_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"uart_module_mm_interconnect_0_router_004_default_decode\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_004:router_004\|uart_module_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_009 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"uart_module_mm_interconnect_0_router_009\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_009:router_009\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "router_009" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_router_009_default_decode uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_009:router_009\|uart_module_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"uart_module_mm_interconnect_0_router_009_default_decode\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_router_009:router_009\|uart_module_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_cmd_demux uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_module_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "cmd_demux" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_cmd_demux_001 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"uart_module_mm_interconnect_0_cmd_demux_001\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_cmd_mux uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_module_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "cmd_mux" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_cmd_mux_002 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"uart_module_mm_interconnect_0_cmd_mux_002\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_rsp_demux uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"uart_module_mm_interconnect_0_rsp_demux\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "rsp_demux" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_rsp_demux_002 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"uart_module_mm_interconnect_0_rsp_demux_002\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_rsp_mux uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_module_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "rsp_mux" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_rsp_mux_001 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"uart_module_mm_interconnect_0_rsp_mux_001\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704791484307 "|uart|uart_module:inst|uart_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704791484308 "|uart|uart_module:inst|uart_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704791484308 "|uart|uart_module:inst|uart_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_avalon_st_adapter uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_module_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 3332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_avalon_st_adapter_007 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"uart_module_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0.v" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|uart_module_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|uart_module_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module_irq_mapper uart_module:inst\|uart_module_irq_mapper:irq_mapper " "Elaborating entity \"uart_module_irq_mapper\" for hierarchy \"uart_module:inst\|uart_module_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/uart_module.v" "irq_mapper" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_module:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_module:inst\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/uart_module.v" "rst_controller" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_module:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_module:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_module:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_module:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_module:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_module:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/uart_module.v" "rst_controller_001" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/uart_module.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791484468 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704791486096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.09.16:11:31 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl " "2024.01.09.16:11:31 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791491345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791496031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791496184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791503364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791503467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791503594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791503760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791503765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791503767 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704791504486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/alt_sld_fab.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791504761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791504761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791504869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791504869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791504888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791504888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791504961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791504961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791505064 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791505064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791505064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791505143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791505143 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704791508932 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704791508932 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704791508932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791508977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"uart_module:inst\|uart_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704791508977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704791508977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704791509035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791509035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704791509643 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "system/synthesis/submodules/uart_module_uart.v" "" { Text "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/system/synthesis/submodules/uart_module_uart.v" 689 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704791509805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704791509805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "uart.bdf" "" { Schematic "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/uart.bdf" { { 304 264 440 320 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704791511447 "|uart|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704791511447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791511703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "342 " "342 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704791513465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791513783 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard_VIP_TV 447 " "Ignored 447 assignments for entity \"DE10_Standard_VIP_TV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK3_50 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to CLOCK3_50 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_BK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_BK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_D_C -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_D_C -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_RST_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_RST_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MISO -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MISO -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MOSI -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_MOSI -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_SS -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LCM_SPIM_SS -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_RESET_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_RESET_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN0 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN0 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N1 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N1 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N2 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_N2 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P1 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P1 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P2 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKIN_P2 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N1 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N1 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N2 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_N2 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P1 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P1 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P2 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT_P2 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[16\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[16\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_N\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[16\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[16\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_RX_D_P\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SCL -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SCL -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SDA -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_SDA -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[16\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[16\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_N\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[10\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[10\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[11\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[11\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[12\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[12\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[13\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[13\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[14\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[14\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[15\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[15\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[16\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[16\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_TX_D_P\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Standard_VIP_TV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Standard_VIP_TV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard_VIP_TV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514185 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1704791514185 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Soc 24 " "Ignored 24 assignments for entity \"Soc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Soc -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Soc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Soc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1704791514197 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1704791514197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/output_files/uart.map.smsg " "Generated suppressed messages file D:/Z_MT_NHUNG/FPGA_Workspace/Project_uart_2/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791514624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704791517482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704791517482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2804 " "Implemented 2804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704791517886 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704791517886 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1704791517886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2518 " "Implemented 2518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704791517886 ""} { "Info" "ICUT_CUT_TM_RAMS" "224 " "Implemented 224 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704791517886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704791517886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 480 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 480 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704791517971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 16:11:57 2024 " "Processing ended: Tue Jan 09 16:11:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704791517971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704791517971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704791517971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704791517971 ""}
