Classic Timing Analyzer report for Receive_Port
Thu Apr 16 04:09:34 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk50'
  7. Clock Setup: 'clk25'
  8. Clock Hold: 'clk25'
  9. tsu
 10. tco
 11. th
 12. Ignored Timing Assignments
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                                        ; To                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.821 ns                                       ; input_4bit[0]                                                                                                                               ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]   ; --         ; clk25    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.154 ns                                       ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                          ; frame_valid_out                                                                                                    ; clk50      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 1.321 ns                                       ; rdv                                                                                                                                         ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                   ; --         ; clk25    ; 0            ;
; Clock Setup: 'clk25'         ; N/A                                      ; None          ; 89.48 MHz ( period = 11.176 ns )               ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                            ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                   ; clk25      ; clk25    ; 0            ;
; Clock Setup: 'clk50'         ; N/A                                      ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4 ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] ; clk50      ; clk50    ; 0            ;
; Clock Hold: 'clk25'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                            ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                   ; clk25      ; clk25    ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                                             ;                                                                                                                    ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk25           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; input_4bit[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; input_4bit[0]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; input_4bit[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; input_4bit[3]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                  ; To                                                                                                                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                                                     ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg1                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg2                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg3                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg4                                                                           ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                                                    ; clk50      ; clk50    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7]                            ; clk50      ; clk50    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.347 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg0  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg1  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg2  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg3  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg4  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg5  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg7  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg9  ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.236 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg0  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg1  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg2  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg3  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg4  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg5  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg6  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg7  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg8  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg9  ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg8  ; clk50      ; clk50    ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; clk50      ; clk50    ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; clk50      ; clk50    ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~porta_address_reg6  ; clk50      ; clk50    ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                               ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~porta_address_reg10 ; clk50      ; clk50    ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg2  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg3  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg4  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg5  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg6  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg7  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg8  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|p0addr                                                                                  ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~porta_address_reg9  ; clk50      ; clk50    ; None                        ; None                      ; 1.879 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                       ;                                                                                                                                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk25'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                ; To                                                                                                                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 89.48 MHz ( period = 11.176 ns )                    ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; SFD_FSM:sfd_fsm_inst|y_current.C                                                                                                                                                                                    ; clk25      ; clk25    ; None                        ; None                      ; 0.096 ns                ;
; N/A                                     ; 105.51 MHz ( period = 9.478 ns )                    ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                                                                                                    ; clk25      ; clk25    ; None                        ; None                      ; 0.567 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.902 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.904 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.817 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.807 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.776 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.677 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.644 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.439 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.421 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.097 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.964 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 279.10 MHz ( period = 3.583 ns )                    ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                                                                                   ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25      ; clk25    ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                                                                                                                     ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_memory_reg0 ; clk25      ; clk25    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_memory_reg0 ; clk25      ; clk25    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_memory_reg0 ; clk25      ; clk25    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0 ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_memory_reg0 ; clk25      ; clk25    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a1~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a2~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a3~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a4~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a5~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a6~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a7~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a8~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a9~porta_memory_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a10~porta_memory_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a11~porta_memory_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.727 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                                                                                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg                                                                               ; clk25      ; clk25    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg0                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg1                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg2                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg3                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_address_reg4                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg6                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                                                                                          ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg11                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg10                                                                         ; clk25      ; clk25    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg8                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.552 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                                                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg9                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg2                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg4                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg5                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg1                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg7                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg0                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.466 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                                                    ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_datain_reg3                                                                          ; clk25      ; clk25    ; None                        ; None                      ; 1.459 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                     ;                                                                                                                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk25'                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                             ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SFD_FSM:sfd_fsm_inst|y_current.C ; SFD_FSM:sfd_fsm_inst|y_next.A_79 ; clk25      ; clk25    ; None                       ; None                       ; 1.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; SFD_FSM:sfd_fsm_inst|y_current.C ; SFD_FSM:sfd_fsm_inst|y_next.C_64 ; clk25      ; clk25    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; SFD_FSM:sfd_fsm_inst|y_current.B ; SFD_FSM:sfd_fsm_inst|y_next.A_79 ; clk25      ; clk25    ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; SFD_FSM:sfd_fsm_inst|y_current.B ; SFD_FSM:sfd_fsm_inst|y_next.C_64 ; clk25      ; clk25    ; None                       ; None                       ; 2.292 ns                 ;
+------------------------------------------+----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                                                                                                                                                                                                  ; To Clock      ;
+-------+--------------+------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; N/A   ; None         ; 5.821 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.801 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.799 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.728 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.728 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.692 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.691 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.690 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.689 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.689 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.689 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.683 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.635 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.602 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.598 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.597 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.495 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.494 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.494 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.493 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.492 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.492 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.491 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.489 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.483 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.481 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.481 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.453 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.402 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.401 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.401 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.399 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.396 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.390 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.301 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.300 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.299 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.298 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.298 ns   ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.221 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.217 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.216 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.215 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.212 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.115 ns   ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                   ; clk25         ;
; N/A   ; None         ; 5.102 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.101 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                    ; clk25         ;
; N/A   ; None         ; 5.023 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                   ; clk25         ;
; N/A   ; None         ; 4.976 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; clk25         ;
; N/A   ; None         ; 4.975 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                   ; clk25         ;
; N/A   ; None         ; 4.942 ns   ; input_4bit[0] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0 ; clk25         ;
; N/A   ; None         ; 4.907 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                   ; clk25         ;
; N/A   ; None         ; 4.788 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; clk25         ;
; N/A   ; None         ; 4.782 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                   ; clk25         ;
; N/A   ; None         ; 4.714 ns   ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                    ; clk25         ;
; N/A   ; None         ; 4.636 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25         ;
; N/A   ; None         ; 4.594 ns   ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                   ; clk25         ;
; N/A   ; None         ; 4.025 ns   ; input_4bit[1] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0 ; clk25         ;
; N/A   ; None         ; 3.972 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.942 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.889 ns   ; input_4bit[2] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0 ; clk25         ;
; N/A   ; None         ; 3.790 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 3.725 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.695 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.620 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.590 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.564 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 3.543 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 3.536 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.506 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.481 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.460 ns   ; input_4bit[3] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0 ; clk25         ;
; N/A   ; None         ; 3.451 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.438 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 3.354 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 3.317 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 3.299 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 3.234 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.212 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 3.204 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.129 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.128 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 3.099 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 3.073 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 3.052 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 3.045 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 3.015 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 2.947 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 2.863 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 2.826 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 2.721 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 2.637 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 2.370 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 2.340 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 2.188 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 1.962 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 1.880 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A   ; None         ; 1.850 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A   ; None         ; 1.809 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 1.698 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A   ; None         ; 1.562 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 1.472 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A   ; None         ; 1.457 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 1.373 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 1.318 ns   ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 1.071 ns   ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 0.966 ns   ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 0.882 ns   ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; 0.207 ns   ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A   ; None         ; -0.283 ns  ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
+-------+--------------+------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                       ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                       ; To                          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------+
; N/A   ; None         ; 9.154 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                         ; frame_valid_out             ; clk50      ;
; N/A   ; None         ; 8.730 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                         ; length_buffer_out_11bit[10] ; clk50      ;
; N/A   ; None         ; 8.431 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                          ; length_buffer_out_11bit[8]  ; clk50      ;
; N/A   ; None         ; 7.859 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                          ; length_buffer_out_11bit[1]  ; clk50      ;
; N/A   ; None         ; 7.846 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                          ; length_buffer_out_11bit[7]  ; clk50      ;
; N/A   ; None         ; 7.699 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0] ; data_buffer_out_8bit[0]     ; clk50      ;
; N/A   ; None         ; 7.675 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6] ; data_buffer_out_8bit[6]     ; clk50      ;
; N/A   ; None         ; 7.653 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                          ; length_buffer_out_11bit[6]  ; clk50      ;
; N/A   ; None         ; 7.646 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4] ; data_buffer_out_8bit[4]     ; clk50      ;
; N/A   ; None         ; 7.641 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                          ; length_buffer_out_11bit[0]  ; clk50      ;
; N/A   ; None         ; 7.631 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                          ; length_buffer_out_11bit[5]  ; clk50      ;
; N/A   ; None         ; 7.604 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                          ; length_buffer_out_11bit[3]  ; clk50      ;
; N/A   ; None         ; 7.529 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7] ; data_buffer_out_8bit[7]     ; clk50      ;
; N/A   ; None         ; 7.496 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5] ; data_buffer_out_8bit[5]     ; clk50      ;
; N/A   ; None         ; 7.351 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2] ; data_buffer_out_8bit[2]     ; clk50      ;
; N/A   ; None         ; 7.310 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                          ; length_buffer_out_11bit[9]  ; clk50      ;
; N/A   ; None         ; 7.296 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                          ; length_buffer_out_11bit[4]  ; clk50      ;
; N/A   ; None         ; 7.255 ns   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                          ; length_buffer_out_11bit[2]  ; clk50      ;
; N/A   ; None         ; 7.227 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] ; data_buffer_out_8bit[3]     ; clk50      ;
; N/A   ; None         ; 6.924 ns   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] ; data_buffer_out_8bit[1]     ; clk50      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                            ;
+---------------+-------------+-----------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                                                                                                                                                                                                  ; To Clock      ;
+---------------+-------------+-----------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; N/A           ; None        ; 1.321 ns  ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; 1.122 ns  ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; 0.156 ns  ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; 0.072 ns  ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.033 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.044 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.128 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.233 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.280 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.434 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -0.480 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; clk25         ;
; N/A           ; None        ; -0.633 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -0.660 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -0.812 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -0.842 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -0.859 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -1.011 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -1.041 ns ; rdv           ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -1.599 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -1.683 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -1.788 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -1.799 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -1.825 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -1.883 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -1.909 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -1.977 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -1.988 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -2.007 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.014 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -2.025 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -2.035 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -2.061 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.091 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.109 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -2.166 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.177 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.196 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.207 ns ; input_4bit[2] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.214 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -2.235 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[3] ;
; N/A           ; None        ; -2.261 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.261 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -2.291 ns ; input_4bit[0] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.366 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.396 ns ; input_4bit[3] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.413 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.443 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.A_79                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -2.461 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[0] ;
; N/A           ; None        ; -2.613 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[1] ;
; N/A           ; None        ; -2.643 ns ; input_4bit[1] ; SFD_FSM:sfd_fsm_inst|y_next.C_64                                                                                                                                                                                    ; input_4bit[2] ;
; N/A           ; None        ; -3.170 ns ; input_4bit[3] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0 ; clk25         ;
; N/A           ; None        ; -3.599 ns ; input_4bit[2] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0 ; clk25         ;
; N/A           ; None        ; -3.735 ns ; input_4bit[1] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a1~portb_datain_reg0 ; clk25         ;
; N/A           ; None        ; -4.346 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.388 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25         ;
; N/A           ; None        ; -4.466 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                    ; clk25         ;
; N/A           ; None        ; -4.534 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.540 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.652 ns ; input_4bit[0] ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0 ; clk25         ;
; N/A           ; None        ; -4.659 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.727 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.728 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; clk25         ;
; N/A           ; None        ; -4.775 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.853 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                    ; clk25         ;
; N/A           ; None        ; -4.854 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                    ; clk25         ;
; N/A           ; None        ; -4.867 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.964 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; clk25         ;
; N/A           ; None        ; -4.967 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.968 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.969 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                                                                   ; clk25         ;
; N/A           ; None        ; -4.973 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.050 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.050 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.051 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.052 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.053 ns ; input_4bit[2] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.142 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.148 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.151 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.153 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.153 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.154 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.205 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.233 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.233 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.235 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.241 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.243 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.244 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.244 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.245 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.246 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.246 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.247 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.349 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.350 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.354 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.387 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.435 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.441 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.441 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.441 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.442 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.443 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.444 ns ; input_4bit[1] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.480 ns ; input_4bit[3] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.480 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.551 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                    ; clk25         ;
; N/A           ; None        ; -5.553 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                                                                                   ; clk25         ;
; N/A           ; None        ; -5.573 ns ; input_4bit[0] ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                                                    ; clk25         ;
+---------------+-------------+-----------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                  ;
+-----------------+---------+-----------------+---------------------------+-------------+-----------------------------------------------------+
; Option          ; Setting ; From            ; To                        ; Entity Name ; Help                                                ;
+-----------------+---------+-----------------+---------------------------+-------------+-----------------------------------------------------+
; Cut Timing Path ; On      ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_30i1 ; Node named delayed_wrptr_g removed during synthesis ;
; Cut Timing Path ; On      ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_30i1 ; Node named rdptr_g removed during synthesis         ;
; Cut Timing Path ; On      ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_ksh1 ; Node named delayed_wrptr_g removed during synthesis ;
; Cut Timing Path ; On      ; rdptr_g         ; ws_dgrp|dffpipe18|dffe19a ; dcfifo_ksh1 ; Node named rdptr_g removed during synthesis         ;
+-----------------+---------+-----------------+---------------------------+-------------+-----------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 16 04:09:34 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SFD_FSM:sfd_fsm_inst|y_next.C_64" is a latch
    Warning: Node "SFD_FSM:sfd_fsm_inst|y_next.B_70" is a latch
    Warning: Node "SFD_FSM:sfd_fsm_inst|y_next.A_79" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk50" is an undefined clock
    Info: Assuming node "clk25" is an undefined clock
    Info: Assuming node "input_4bit[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "input_4bit[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "input_4bit[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "input_4bit[3]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "SFD_FSM:sfd_fsm_inst|Equal0~0" as buffer
    Info: Detected ripple clock "SFD_FSM:sfd_fsm_inst|y_current.A" as buffer
    Info: Detected gated clock "SFD_FSM:sfd_fsm_inst|Selector0~0" as buffer
Info: Clock "clk50" Internal fmax is restricted to 195.01 MHz between source memory "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0" and destination memory "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]"
    Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.265 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y20; Fanout = 12; MEM Node = 'Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.265 ns) = 3.265 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]'
            Info: Total cell delay = 3.265 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.055 ns
            Info: + Shortest clock path from clock "clk50" to destination memory is 2.875 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clk50~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.728 ns) = 2.875 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]'
                Info: Total cell delay = 1.734 ns ( 60.31 % )
                Info: Total interconnect delay = 1.141 ns ( 39.69 % )
            Info: - Longest clock path from clock "clk50" to source memory is 2.930 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clk50~clkctrl'
                Info: 3: + IC(0.909 ns) + CELL(0.783 ns) = 2.930 ns; Loc. = M4K_X41_Y20; Fanout = 12; MEM Node = 'Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0'
                Info: Total cell delay = 1.789 ns ( 61.06 % )
                Info: Total interconnect delay = 1.141 ns ( 38.94 % )
        Info: + Micro clock to output delay of source is 0.234 ns
        Info: + Micro setup delay of destination is 0.040 ns
Info: Clock "clk25" has Internal fmax of 89.48 MHz between source register "SFD_FSM:sfd_fsm_inst|y_next.C_64" and destination register "SFD_FSM:sfd_fsm_inst|y_current.C" (period= 11.176 ns)
    Info: + Longest register to register delay is 0.096 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst|y_next.C_64'
        Info: 2: + IC(0.000 ns) + CELL(0.096 ns) = 0.096 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.C'
        Info: Total cell delay = 0.096 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.530 ns
        Info: + Shortest clock path from clock "clk25" to destination register is 2.832 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'clk25~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.C'
            Info: Total cell delay = 1.598 ns ( 56.43 % )
            Info: Total interconnect delay = 1.234 ns ( 43.57 % )
        Info: - Longest clock path from clock "clk25" to source register is 8.362 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'
            Info: 2: + IC(2.553 ns) + CELL(0.879 ns) = 4.428 ns; Loc. = LCFF_X43_Y23_N25; Fanout = 2; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.A'
            Info: 3: + IC(0.365 ns) + CELL(0.278 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector0~0'
            Info: 4: + IC(1.724 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl'
            Info: 5: + IC(1.389 ns) + CELL(0.178 ns) = 8.362 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst|y_next.C_64'
            Info: Total cell delay = 2.331 ns ( 27.88 % )
            Info: Total interconnect delay = 6.031 ns ( 72.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk25" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SFD_FSM:sfd_fsm_inst|y_current.C" and destination pin or register "SFD_FSM:sfd_fsm_inst|y_next.A_79" for clock "clk25" (Hold time is 3.459 ns)
    Info: + Largest clock skew is 5.529 ns
        Info: + Longest clock path from clock "clk25" to destination register is 8.361 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'
            Info: 2: + IC(2.553 ns) + CELL(0.879 ns) = 4.428 ns; Loc. = LCFF_X43_Y23_N25; Fanout = 2; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.A'
            Info: 3: + IC(0.365 ns) + CELL(0.278 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector0~0'
            Info: 4: + IC(1.724 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl'
            Info: 5: + IC(1.388 ns) + CELL(0.178 ns) = 8.361 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst|y_next.A_79'
            Info: Total cell delay = 2.331 ns ( 27.88 % )
            Info: Total interconnect delay = 6.030 ns ( 72.12 % )
        Info: - Shortest clock path from clock "clk25" to source register is 2.832 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'clk25~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.C'
            Info: Total cell delay = 1.598 ns ( 56.43 % )
            Info: Total interconnect delay = 1.234 ns ( 43.57 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.C'
        Info: 2: + IC(0.632 ns) + CELL(0.545 ns) = 1.177 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector2~0'
        Info: 3: + IC(0.297 ns) + CELL(0.319 ns) = 1.793 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst|y_next.A_79'
        Info: Total cell delay = 0.864 ns ( 48.19 % )
        Info: Total interconnect delay = 0.929 ns ( 51.81 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]" (data pin = "input_4bit[0]", clock pin = "clk25") is 5.821 ns
    Info: + Longest pin to register delay is 8.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_A13; Fanout = 6; CLK Node = 'input_4bit[0]'
        Info: 2: + IC(5.833 ns) + CELL(0.178 ns) = 6.854 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 7; COMB Node = 'CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0'
        Info: 3: + IC(1.214 ns) + CELL(0.521 ns) = 8.589 ns; Loc. = LCCOMB_X42_Y22_N6; Fanout = 1; COMB Node = 'CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.685 ns; Loc. = LCFF_X42_Y22_N7; Fanout = 2; REG Node = 'CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]'
        Info: Total cell delay = 1.638 ns ( 18.86 % )
        Info: Total interconnect delay = 7.047 ns ( 81.14 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk25" to destination register is 2.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'clk25~clkctrl'
        Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.826 ns; Loc. = LCFF_X42_Y22_N7; Fanout = 2; REG Node = 'CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]'
        Info: Total cell delay = 1.598 ns ( 56.55 % )
        Info: Total interconnect delay = 1.228 ns ( 43.45 % )
Info: tco from clock "clk50" to destination pin "frame_valid_out" through memory "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]" is 9.154 ns
    Info: + Longest clock path from clock "clk50" to source memory is 2.875 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(0.909 ns) + CELL(0.728 ns) = 2.875 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]'
        Info: Total cell delay = 1.734 ns ( 60.31 % )
        Info: Total interconnect delay = 1.141 ns ( 39.69 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 6.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]'
        Info: 2: + IC(3.117 ns) + CELL(2.830 ns) = 6.045 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'frame_valid_out'
        Info: Total cell delay = 2.928 ns ( 48.44 % )
        Info: Total interconnect delay = 3.117 ns ( 51.56 % )
Info: th for register "SFD_FSM:sfd_fsm_inst|y_next.A_79" (data pin = "rdv", clock pin = "clk25") is 1.321 ns
    Info: + Longest clock path from clock "clk25" to destination register is 8.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'
        Info: 2: + IC(2.553 ns) + CELL(0.879 ns) = 4.428 ns; Loc. = LCFF_X43_Y23_N25; Fanout = 2; REG Node = 'SFD_FSM:sfd_fsm_inst|y_current.A'
        Info: 3: + IC(0.365 ns) + CELL(0.278 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector0~0'
        Info: 4: + IC(1.724 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl'
        Info: 5: + IC(1.388 ns) + CELL(0.178 ns) = 8.361 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst|y_next.A_79'
        Info: Total cell delay = 2.331 ns ( 27.88 % )
        Info: Total interconnect delay = 6.030 ns ( 72.12 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'rdv'
        Info: 2: + IC(5.412 ns) + CELL(0.178 ns) = 6.424 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst|Selector2~0'
        Info: 3: + IC(0.297 ns) + CELL(0.319 ns) = 7.040 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst|y_next.A_79'
        Info: Total cell delay = 1.331 ns ( 18.91 % )
        Info: Total interconnect delay = 5.709 ns ( 81.09 % )
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Thu Apr 16 04:09:34 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


