// Seed: 2993472215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1'h0;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_4)
  );
  wire id_8;
  always @(*) begin
    id_6 <= id_3;
  end
  module_0(
      id_8, id_8, id_8, id_2, id_5
  );
endmodule
